1#jiaoxin12366
Before you do simulation, be sure you have added capacitance loading from invertor output node to GND and VDD, respectively. Once this loading was decided, you can tune the width of PMOS & NMOS to meet the rising and falling time specification you want.