请问下这是什么错误？谢谢~~~

ineedpower · 发表于 2009-12-30 17:36:06

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

ERROR : Place:1063 - The delay controller "U_pp/top0/DATA_PATH_0/TAPLOGIC_0/IDELAYCTRL1" has been locked with the following location constraint: COMP "U_pp/top0/DATA_PATH_0/TAPLOGIC_0/IDELAYCTRL1" LOCATE = SITE "IDELAYCTRL_X2Y6" LEVEL 1 However, none of the delay elements calibrated by this controller are being used. The delay controller should be removed from the design and the net "U_pp/top0/DATA_PATH_0/TAPLOGIC_0/idelay_ctrl_rdy1" should be connected to GLOBAL_LOGIC_1. Please correct your design and rerun. 意思是说我虽然约束了IDELAYCTRL，但是在设计中却没有使用么？

abnerliu · 发表于 2009-12-31 17:16:42

It looks like you are using FPGA.

The message says your "delay" element is no use.
Tool suggests you to remove that element and rerun
again.

[求助] 请问下这是什么错误？谢谢~~~

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

相关帖子

站长推荐 /2