在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
12
返回列表 发新帖
楼主: lu2zhi4jian1

[资料] PLL仿真——简易软件

[复制链接]
发表于 2011-2-22 16:02:45 | 显示全部楼层
谢谢分享!!!
发表于 2011-6-9 23:26:43 | 显示全部楼层
The ADF4000 series devices allow the Charge Pump voltage to be higher than the digital supply to the chip,  many devices allow Vp as high as 6V,  even when the digital part of the device is operating at 3V.  With the newly released ADF4113HV you can have Vp as high as 16.5V.  This allows a greater range of VCO tuning voltages.

Tip - saturation at the output of the charge pump can significantly degrade the lock time of the PLL. Ensure that you have sufficient headroom at both ends of the VCO tuning range.   Use ADI SimPLL to check for clipping on the transient 'spikes' when  tuning to frequencies at either end of the tuning range.
发表于 2012-6-20 20:47:23 | 显示全部楼层
ding ding dingding ding ding
发表于 2012-6-23 01:07:39 | 显示全部楼层
xiexie....................
发表于 2019-12-5 20:54:46 | 显示全部楼层
不能用啊,,,,
发表于 2025-2-22 10:37:32 | 显示全部楼层
感谢分享
发表于 2025-2-25 15:09:42 | 显示全部楼层
应该简单介绍下比较好,要不不知道是否是自己想要的
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-4-6 21:38 , Processed in 0.021566 second(s), 7 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表