for Digital Data Recovery Circuits using Verilog-A

lizhaogui · 发表于 2009-8-29 22:30:11

您需要登录才可以下载或查看，没有账号？注册

x

有用的文章共享一下:

A Multiple-Rotating-Clock-Phase
Architecture for Digital Data
Recovery Circuits using Verilog-A

zhaoxiaoshu · 发表于 2009-8-30 04:04:45

thanks for sharing!!!!!

ahshima · 发表于 2010-8-26 10:05:29

谢谢分享

juhao0122 · 发表于 2010-8-26 14:22:40

Thanks for your sharing!

risinglee · 发表于 2010-12-31 12:29:41

thanks for sharing!!!!!

zhaoxiaoshu · 发表于 2010-12-31 14:00:40

thanks

s90931g · 发表于 2011-11-10 21:36:42

goooooooooooooooood

skygardon · 发表于 2011-11-11 11:31:59

很不错的论文，感谢楼主分享哦～

midman · 发表于 2012-6-3 16:04:21

谢谢楼主分享，十分感谢

netlist · 发表于 2012-6-4 13:50:25

kankan

站长推荐 /2