|
|
马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
1>Senior Design Engineer for Video Codec
Preferred Experience:
-
Major in EE and have Master degree or higher
-
3 years beyond working experience on ASIC design
-
Must have strong background on video encoding/decoding algorithms
-
Must be proficient in Verilog coding, debugging and modeling
-
Must be skilled in ASIC design flow, such as synthesis, DFT, timing analysis, ECO etc.
-
Must be skilled in mainstream EDA tools for design and simulation such as ncsim/vcs, RC/DC, PT, Formality/LEC and DFT.
-
Must be familiar with verification methodologies for from block level to SoC level.
-
Should be familiar with shell/perl/tcl programming in linux OS.
-
Should be familiar with P&R and Manufacture tech.
-
Good English hearing, speaking, reading and writing capabilities.
-
Will be a big plus if having tape‐out experience.
-
Will be a plus if having C/C++, matlab experience
Location:Shanghai
2>Senior Design Verification Engineer for Video Codec
Preferred Experience:
-
Major in CS or EE and have Master degree or higher
-
3 years beyond working experience on ASIC design verification
-
Must have strong background on video encoding/decoding algorithms
-
Must be proficient in C++ programming and debugging in Linux and Windows platforms. Know well about SW engineering.
-
Must be experienced in various verification methodologies from block level to SoC level, and familiar with corresponding tools.
-
Must be skillful in shell/perl/tcl/Makefile programming in linux OS.
-
Should have adequate ASIC design knowledge and be able to debug RTL codes using corresponding tools
-
Good English hearing, speaking, reading and writing capabilities.
-
Will be a big plus if having tape‐out experience.
Location:Shanghai
3>Sr. Physical Design Engineer
PREFERRED EXPERIENCE:
-
PhD with 1+ years of industrial experience or MSEE with 3+ years of industrial experience in ASIC design
-
Expertise in place and routing, signal integrity, power analysis, CTS design, DFT, design rule and connectivity verification, timing closure.
-
Successfully gone through complete product development cycle. Good analytical and debugging skills
-
Good listening, writing and speaking English.
-
Good communication skills, strong interpersonal skills and the flexibility. Dedicated, hard working and good team player
-
Familiar with Back-End (physical design) EDA tools (synopsys,cadence,magma)
-
Familiar with Front-End EDA tools or circuit design is a plus
-
Familiar with Unix/Linux environment and good at scripts
LOCATION: Shanghai
4>Sr/MTS ASIC Design/Integration Engineer
PREFERRED EXPERIENCE:
-
MSEE or PhD and CGPA of 8.0 out of 10.0 or higher with minimum 2-3 years of ASIC design and integration experience is required.
-
Familiar with complex high speed ASIC Design process.
-
Relevant experience in Graphics, Memory Controller (DDR, DDR2, DDR3), Video, Microprocessor Design, SOC design is a plus.
-
Relevant experience in bus protocol USB/PCI/PCIE design is a plus.
-
Relevant experience in chip level design/integration, DFT, memBIST, Memory Compiler, STA is a plus.
-
Strong logic design, verification and debugging skills.
-
Exposure to Digital systems and VLSI design, Computer Architecture, Computer Arithmetic, and C/C++ programming languages, CMOS transistors and circuits is optional.
-
Good communications skills and ability and desire to work as a team player are a must.
LOCATION: Shanghai
大家要是感兴趣可以跟我联系哦@_@
E-mail & MSN : milujite@msn.com
[ 本帖最后由 robin_li 于 2009-9-24 09:38 编辑 ] |
|
/2 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2009-8-21 09:47:21
楼主
