在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 3602|回复: 3

Force10 Networks 上海研发中心招聘Senior Logic Design Verification Engineer

[复制链接]
发表于 2009-8-12 14:13:52 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
内部推荐!
我是Hardware Engineer, 目前本部门招聘Senior Logic Design Verification Engineer,这个职位直接report给美国的ASIC部门,配合开发NP,Switch,的ASIC或者FPGA。
关于Force10 Networks, 请访问 www.force10networks.com,公司在张江碧波路上。
有意者,请发送你的邮件至我的信箱:wong_meng@hotmail.com, 或者联系我的MSN wong_meng@hotmail.com

Senior Logic Design Verification Engineer
Job Description:
Become an integral member of Force10 Networks Logic Design Team, working as a individual contributor, providing technical leadership and expertise, developing logic design verification strategies and methodologies for intellectual property (IP) cores and networking chipsets.

Responsibilities:
 Responsible for the ASIC and FPGA design verification;
 Definition and execution of design verification plans;
 Debug of failing test cases and report test coverage metrics;
 Participation in lab bring-up, debug, and validation of final products.

Requirements:
 MS in EE/CSE with 4+ years experience or BS in EE/CSE with 6+ years experience in ASIC/FPGA design and verification using industry-standard EDA tools;
 Must have good communication and inter-personal skills, Good command of English, both Oral and Written;
 Ability and desire to foster a team environment.

Skills of the perfect candidate:
 Good Verilog coding skills is required.
 Capability of generating test bench, developing test plan, and writing direct and random tests according to design spec is required;
 Good working knowledge of Ethernet protocols is required.
 Unix/Perl/VCS/C/C++ proficiency is required;

Other desired skills:
 Experience with Hardware Verification Languages (HVL) like VERA or systemC is a plus.
 Knowledge of network traffic management and packet buffering is a plus;
 Source code control system knowledge like Perforce is a plus.
 Assertion-based verification is a plus;
 Proficiency in Makefiles and UNIX scripting languages (PERL, tcl, csh, sh) is a plus;
      Knowledge of internetworking and telecommunication standards is a plus;


[ 本帖最后由 rockywangsdc 于 2009-8-13 14:30 编辑 ]
发表于 2009-8-12 15:55:42 | 显示全部楼层
不会又是猎头吧?
 楼主| 发表于 2009-8-13 10:20:37 | 显示全部楼层
非也,正宗HW Engineer
发表于 2009-9-25 17:18:39 | 显示全部楼层
有硬件开发的职位吗?
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-16 15:35 , Processed in 0.016722 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表