A paper for Noise Reduction in CMOS Circuits (VCO design)

ATEROD99 · 发表于 2009-7-17 23:07:00

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

Paper from JSSC July 2009

"Noise Reduction in CMOS Circuits Through Switched Gate and Forward Substrate Bias"
By Domagoj Siprak, Marc Tiebout, Nicola Zanolla, Peter Baumgartner and Claudio Fiegna

A 14 GHz pMOS VCO is presented as a design example in this paper which demonstrated flicker noise reduction in the VCO phase noise measurement.

08041016 · 发表于 2009-8-3 17:04:41

谢谢分享

nicro · 发表于 2009-8-3 18:05:09

好東西
找很久要vco
應該不錯

wyhgod · 发表于 2009-11-21 20:05:31

hao dong xi!!!!

kenlino · 发表于 2009-12-31 14:39:59

谢谢分享，正需要！！

IAMEE · 发表于 2010-1-26 13:48:04

懒得自己下载了

瑜伽 · 发表于 2013-7-25 05:58:05

好理解.......

gaki · 发表于 2013-9-2 21:42:09

谢过楼主了。。

vioryee · 发表于 2015-4-7 19:36:59

kan kan.........................

ralphtwtw · 发表于 2016-3-18 18:57:46

A paper for Noise Reduction in CMOS Circuits (VCO design)

A paper for Noise Reduction in CMOS Circuits (VCO design)

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

相关帖子

好東西

站长推荐 /1