楼主: foolish
|
IEEE Verilog HDL standard 1364-2005&& System Verilog1800-2007 |
发表于 2011-2-14 17:34:38
|
显示全部楼层
| ||
发表于 2011-2-14 17:35:57
|
显示全部楼层
| ||