在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 3520|回复: 11

McGraw.Hill.VHDL.Programming.by.Example.4th.Ed

[复制链接]
发表于 2009-5-1 10:06:34 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
VHDL has been at the heart of electronic design productivity since ini-
tial ratification by the IEEE in 1987. For almost 15 years the electronic
design automation industry has expanded the use of VHDL from initial
concept of design documentation, to design implementation and func-
tional verification. It can be said that VHDL fueled modern synthesis
technology and enabled the development of ASIC semiconductor compa-
nies. The editions of Doug Perry’s books have served as the authoritative
source of practical information on the use of VHDL for users of the
language around the world.
The use of VHDL has evolved and its importance increased as semi-
conductor devices dimensions have shrunk. Not more than 10 years ago it
was common to mix designs described with schematics and VHDL. But as
design complexity grew, the industry abandoned schematics in favor of the
hardware description language only. The successive revisions of this book
have always kept pace with the industry’s evolving use of VHDL.
The fact that VHDL is adaptable is a tribute to its architecture. The
industry has seen the use of VHDL’s package structure to allow design-
ers, electronic design automation companies and the semiconductor indus-
try to experiment with new language concepts to ensure good design tool
and data interoperability. When the associated data types found in the
IEEE 1164 standard were ratified, it meant that design data interoper-
ability was possible.
All of this was facilitated by industry backing in a consortium of systems,
electronic design automation and semiconductor companies now known
as Accellera.
And when the ASIC industry needed a standard way to convey gate-
level design data and timing information in VHDL, one of Accellera’s
progenitors (VHDL International) sponsored the IEEE VHDL team to
build a companion standard.  The IEEE 1076.4 VITAL (VHDL Initiative
Towards ASIC Libraries) was created and ratified as offers designers a
single language flow from concept to gate-level signoff.
In the late ’90s, the Verilog HDL and VHDL industry standards teams
collaborated on the use of a common timing data such as IEEE 1497 SDF,
set register transfer level (RTL) standards and more to improve design
methodologies and the external connections provided to the hardware
description languages.
But from the beginning, the leadership of the VHDL community has
assured open and internationally accredited standards for the electronic
design engineering community. The legacy of this team’s work continues
to benefit the design community today as the benchmark by which one
measures openness.
The design community continues to see benefits as the electronic design
automation community continues to find new algorithms to work from
VHDL design descriptions and related standards to again push designer
productivity. And, as a new generation of designers of programmable logic
devices move to the use of hardware description languages as the basis of
their design methodology, there will be substantial growth in the number
of VHDL users.
This new generation of electronic designers, along with the current
designers of complex systems and ASICs, will find this book as invalu-
able as the first generation of VHDL users did with the first addition.
Updated with current use of the standard, all will benefit from the years
of use that have made the VHDL language the underpinning of successful
electronic design.VHDL has been at the heart of electronic design productivity since ini-
tial ratification by the IEEE in 1987. For almost 15 years the electronic
design automation industry has expanded the use of VHDL from initial
concept of design documentation, to design implementation and func-
tional verification. It can be said that VHDL fueled modern synthesis
technology and enabled the development of ASIC semiconductor compa-
nies. The editions of Doug Perry’s books have served as the authoritative
source of practical information on the use of VHDL for users of the
language around the world.
The use of VHDL has evolved and its importance increased as semi-
conductor devices dimensions have shrunk. Not more than 10 years ago it
was common to mix designs described with schematics and VHDL. But as
design complexity grew, the industry abandoned schematics in favor of the
hardware description language only. The successive revisions of this book
have always kept pace with the industry’s evolving use of VHDL.
The fact that VHDL is adaptable is a tribute to its architecture. The
industry has seen the use of VHDL’s package structure to allow design-
ers, electronic design automation companies and the semiconductor indus-
try to experiment with new language concepts to ensure good design tool
and data interoperability. When the associated data types found in the
IEEE 1164 standard were ratified, it meant that design data interoper-
ability was possible.
All of this was facilitated by industry backing in a consortium of systems,
electronic design automation and semiconductor companies now known
as Accellera.
And when the ASIC industry needed a standard way to convey gate-
level design data and timing information in VHDL, one of Accellera’s
progenitors (VHDL International) sponsored the IEEE VHDL team to
build a companion standard.  The IEEE 1076.4 VITAL (VHDL Initiative
Towards ASIC Libraries) was created and ratified as offers designers a
single language flow from concept to gate-level signoff.
In the late ’90s, the Verilog HDL and VHDL industry standards teams
collaborated on the use of a common timing data such as IEEE 1497 SDF,
set register transfer level (RTL) standards and more to improve design

McGraw.Hill.VHDL.Programming.by.Example.4th.Ed.pdf

2.3 MB, 下载次数: 57 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2009-5-1 20:20:37 | 显示全部楼层
thanks\
发表于 2009-5-1 20:22:19 | 显示全部楼层
qqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqq
发表于 2009-5-28 19:25:51 | 显示全部楼层
好啊好!
发表于 2009-11-24 00:13:08 | 显示全部楼层
谢谢楼主
发表于 2011-4-28 01:55:48 | 显示全部楼层
Thanks.
发表于 2011-5-2 00:58:38 | 显示全部楼层
Thanks.
发表于 2011-5-14 16:13:17 | 显示全部楼层
3Q; good book in single download file
发表于 2011-9-15 06:17:53 | 显示全部楼层
thanks a lot!
发表于 2012-1-27 14:00:26 | 显示全部楼层
非常感谢
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-15 01:58 , Processed in 0.035922 second(s), 12 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表