在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 6158|回复: 20

IEEE JSSC 2009年2月份Papers

[复制链接]
发表于 2009-2-25 23:02:38 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
IEEE JSSC 2009年2月份Papers

content:
1       A 1-V +31 dBm IIP3, Reconfigurable, Continuously Tunable, Power-Adjustable Active-RC LPF
2       A 3.1 GHz–8.0 GHz Single-Chip Transceiver for MB-OFDM UWB in 0.18-$mu$ m CMOS Process
3       A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS
4       A 750 Mb per s, 12 pJ per b, 6-to-10 GHz CMOS IR-UWB Transmitter With Embedded On-Chip Antenna
5       A Fully Integrated 7.3 kV HBM ESD-Protected Transformer-Based 4.5–6 GHz CMOS LNA
6       A Low-Power, Linearized, Ultra-Wideband LNA Design Technique
7       A Rail-To-Rail Class-AB Amplifier With an Offset Cancellation for LCD Drivers
8       A RF to DC Voltage Conversion Model for Multi-Stage Rectifiers in UHF RFID Transponders
9       A Single-Chip Ultra-Wideband Receiver With Silicon Integrated Antennas for Inter-Chip Wireless Interconnection
10     A Single-Inductor Step-Up DC-DC Switching Converter With Bipolar Outputs for Active Matrix OLED Mobile Display Panels
11     A Slew Controlled LVDS Output Driver Circuit in 0.18 $mu$m CMOS Technology
12     A Wideband Power Detection System Optimized for the UWB Spectrum
13     An Energy Efficient 40 Kb SRAM Module With Extended Read-Write Noise Margin in 0.13 $mu$m CMOS
14     An Improved Active Decoupling Capacitor for “Hot-Spot” Supply Noise Reduction in ASIC Designs
15     Analysis and Design of an Integrated Notch Filter for the Rejection of Interference in UWB Systems
16     Analysis of the Influence of Substrate on the Performance of On-Chip MOS Decoupling Capacitors
17     Combined Linear and $Delta$-Modulated Switch-Mode PA Supply Modulator for Polar Transmitters
18     Design and Analysis of Actively-Deskewed Resonant Clock Networks
19     Design and Measurement of a CT $DeltaSigma$ ADC With Switched-Capacitor Switched-Resistor Feedback
20     Energy–Delay Optimization of 64-Bit Carry-Lookahead Adders With a 240 ps 90 nm CMOS Design Example
21     Fast Low Power eDRAM Hierarchical Differential Sense Amplifier
22     HDTV1080p H.264-AVC Encoder Chip Design and Performance Analysis
23     High-Speed Single-Ended Parallel Link Based on Three-Level Differential Encoding
24     LC PLL With 1.2-Octave Locking Range Based on Mutual-Inductance Switching in 45-nm SOI CMOS
25     Low Voltage, Low Power, Inverter-Based Switched-Capacitor Delta-Sigma Modulator
26     Method for a Constant Loop Bandwidth in LC-VCO PLL Frequency Synthesizers
27     Robust SRAM Design via BIST-Assisted Timing-Tracking (BATT)
28     SRAM Cell Stability-A Dynamic Perspective
29     Systematic Transistor and Inductor Modeling for Millimeter-Wave Design
发表于 2009-9-17 23:39:42 | 显示全部楼层
thank you very much
发表于 2009-11-4 00:07:08 | 显示全部楼层
thanks a lot
发表于 2009-11-4 00:09:25 | 显示全部楼层
thanks a lot
发表于 2009-12-3 18:35:04 | 显示全部楼层
Thank you very much.
发表于 2009-12-29 17:45:24 | 显示全部楼层
大哥...在哪下载
发表于 2010-1-3 12:37:57 | 显示全部楼层
你可以指定下载链接,因为它不会出现在这里

谢谢
发表于 2010-1-5 12:12:01 | 显示全部楼层
where i can download?
发表于 2010-3-24 10:24:04 | 显示全部楼层
not downloadable
发表于 2010-4-6 16:02:23 | 显示全部楼层
not downloadable
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-2-27 23:17 , Processed in 0.024948 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表