在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 3418|回复: 7

[原创] FPGA + 技术 = DSP

[复制链接]
发表于 2006-3-25 21:25:36 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 cjsb37 于 2013-4-29 08:55 编辑

The bad news is that demands for dsp processing are going up and programmable DSPs may not be able to do it all. The good news is that faster, denser, and smarter FPGAs can. FPGAs are now moving up on the outside rail to take on a number of DSP functions. Moreover, FPGAs are mutating from generalized available logic and state cells to more specialized application engines, tailored for specific interfacing and processing tasks.

FPGAs are coming into their own as specialized DSP engines. Higher density and faster FPGAs coupled with specialized IP functions and RAM blocks are bringing heavyweight processing to the DSP application arena. Increasingly, DSPs are deployed to do the front-end processing and signal conditioning for wireless applications. For example, FPGAs are now being used to handle Forward-Error-Correction (FEC) in cellular base stations.

The really good news is that today designers have some pretty solid FPGA design choices for specialized DSP processing. Three possible approaches are:


Approach 1: Put your design all in logic using large and fast arrays of FPGA gates, some running to over 1 M usable gates with on-chip clock rates to 200 MHz. RAM blocks are also available for silicon-efficient storage.
Approach 2: Use special hardwired, IP logic and functions. Hybrid FPGAs with hardwired, asic DSP function blocks and FPGA datapaths and control logic can do the job more efficiently. RAM blocks are also available to supply efficient on-chip memory.
Approach 3: Use only the functional DSP logic you need coupled with standard on-chip IP blocks such as SRAM, processors, and peripherals. And use dynamically reconfigurable FPGA logic to do adaptive and staged DSP processing with a limited amount of FPGA logic cell resources.






发表于 2006-9-7 10:07:09 | 显示全部楼层
有道理的谢谢
发表于 2006-11-11 19:31:15 | 显示全部楼层
What?
发表于 2006-12-7 22:45:40 | 显示全部楼层
time
the problem is time
发表于 2006-12-23 11:03:13 | 显示全部楼层
thanks
发表于 2011-3-19 07:56:28 | 显示全部楼层
thanks
发表于 2012-10-11 00:15:06 | 显示全部楼层
what you say?
发表于 2012-10-12 14:45:59 | 显示全部楼层
what?
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-4 12:25 , Processed in 0.028539 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表