LOD effect for sub-micro design

littlej · 发表于 2008-12-13 21:24:25

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

TSMC LOD introduction
1. What is LOD effect ?

LOD means “Length of OD region”. LOD effect shows

that devices with different LOD sizes will have different

electrical characteristics.

2. What is the impact of LOD effect on device performance ?
LOD effect is due to stress at STI edge. It mainly changes the mobility

of the devices. And sometimes it might also cause threshold voltage

shift in some special cases. Note that the influence of LOD on NMOS

and PMOS might be different.

3. What is the influence of LOD effect on circuit design ?

Designers might have to take LOD size into consideration in addition to

W and L. It is especially important for post-layout simulation. So far there

have been various simulators and layout extraction tools which could

facilitate the whole procedure.

[ 本帖最后由 littlej 于 2008-12-13 21:28 编辑 ]

amyqi · 发表于 2010-1-6 13:15:16

xie xie fen xiang

mintonor · 发表于 2010-1-23 11:54:14

找了许久了谢谢啦

com686 · 发表于 2010-4-9 14:32:45

thank you

ytc999 · 发表于 2010-4-9 15:09:32

good ones

caunty · 发表于 2010-6-2 15:50:58

学习啦

chase_kinetic · 发表于 2010-6-2 23:02:52

thanks

chase_kinetic · 发表于 2010-6-2 23:05:14

thanks

sunnyliu2008 · 发表于 2010-6-8 17:11:40

学习一下!

Jason_ke · 发表于 2010-6-22 16:01:59

找了许久了谢谢啦

LOD effect for sub-micro design

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

相关帖子

站长推荐 /2