|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
This thesis by K. Esmark is about the investigation of ESD protection elements under typical ESD stress situations by means of TCAD tools
An ESD stress event is linked to high current densities and high temperature distributions, as an enormous amount of energy is deposited in a protection element on a very short time scale. On the one hand the focus of this work is to uncover weak spots of the physical models implemented in the device simulator with respect to their validity in the ESD relevant regime and to provide a calibration strategy to prepare TCAD tools for ESD devices simulation. On the other hand this work puts highlights on some very fundamental ESD results gained from 2-D/3-D device simulation. The thesis covers questions like "how to derive pre-Si ESD protection concepts?" and "how to estimate device failure thresholds under TLP or HBM stressing conditions as a consequence of thermal stress?". The part about 3-D device simulation deals with important issues like reasons for "inhomogeneous triggering" and "current filamentation".
Using the ggNMOS transistor as a test case, this thesis definitely shows how to make device simulation a predictive tool for ESD engineers to reduce and shorten development efforts and to understand device specific behavior under ESD stress conditions. |
|