High-Speed, Low-Power A/D Converter for a Low-Cost UWB

xj007

High-Speed, Low-Power A/D Converter for a Low-Cost UWB
Sub-sampling Radio mchenphd.pdf (1.91 MB , 下载次数: 95 )

2008-5-12 22:08 上传

点击文件名下载附件

xj007

berkeley de phd paper.

fanjx

好东西学习

rachel0131

have a look

kevinwjs

xj007

tingyouyongde.

luoyih

thanks

luoyih

imefox

采用的是逐次逼近的，不是flash ADC.

The sample rate of 600-MS/sec was achieved by time interleaving two single ADCs, which were fabricated in a 0.13-um standard digital CMOS process. The ADC achieves a peak SNDR of 34 dB, while only consuming

an active area of 0.12 mm2 and power consumption of 5.3 mW.

ehoward

谢谢。