在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 21816|回复: 159

Morgan Kaufmann 2006 —— Designing SOCs with Configured Cores

[复制链接]
发表于 2008-3-30 10:22:19 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Designing SOCs with Configured Cores: Unleashing the Tensilica Xtensa and Diamond Cores (Systems on Silicon)
by Steve Leibson


                               
登录/注册后可看大图



[size=120%]Designing SOCs with Configured Cores: Unleashing the Tensilica Xtensa and Diamond Cores (Systems on Silicon)
By Steve Leibson


Publisher:   Morgan Kaufmann
Number Of Pages:   344
Publication Date:   2006-07-11
ISBN-10 / ASIN:   0123724988
ISBN-13 / EAN:   9780123724984
Binding:   Hardcover


Product Description:
Microprocessor cores used for SOC design are the direct descendents of Intels original 4004 microprocessor. Just as packaged microprocessor ICs vary widely in their attributes, so do microprocessors packaged as IP cores. However, SOC designers still compare and select processor cores the way they previously compared and selected packaged microprocessor ICs. The big problem with this selection method is that it assumes that the laws of the microprocessor universe have remained unchanged for decades. This assumption is no longer valid.

Processor cores for SOC designs can be far more plastic than microprocessor ICs for board-level system designs. Shaping these cores for specific applications produces much better processor efficiency and much lower system clock rates. Together, Tensilicas Xtensa and Diamond processor cores constitute a family of software-compatible microprocessors covering an extremely wide performance range from simple control processors, to DSPs, to 3-way superscalar processors. Yet all of these processors use the same software-development tools so that programmers familiar with one processor in the family can easily switch to another.

This book emphasizes a processor-centric MPSOC (multiple-processor SOC) design style shaped by the realities of the 21st-century and nanometer silicon. It advocates the assignment of tasks to firmware-controlled processors whenever possible to maximize SOC flexibility, cut power dissipation, reduce the size and number of hand-built logic blocks, shrink the associated verification effort, and minimize the overall design risk.

· An essential, no-nonsense guide to the design of 21st-century mega-gate SOCs using nanometer silicon.
· Discusses today's key issues affecting SOC design, based on author's decades of personal experience in developing large digital systems as a design engineer while working at Hewlett-Packard's Desktop Computer Division and at EDA workstation pioneer Cadnetix, and covering such topics as an award-winning technology journalist and editor-in-chief for EDN magazine and the Microprocessor Report.
· Explores conventionally accepted boundaries and perceived limits of processor-based system design and then explodes these artificial constraints through a fresh outlook on and discussion of the special abilities of processor cores designed specifically for SOC design.
· Thorough exploration of the evolution of processors and processor cores used for ASIC and SOC design with a look at where the industry has come from, and where it's going.
· Easy-to-understand explanations of the capabilities of configurable and extensible processor cores through a detailed examination of Tensilica's configurable, extensible Xtensa processor core and six pre-configured Diamond cores.
· The most comprehensive assessment available of the practical aspects of configuring and using multiple processor cores to achieve very difficult and ambitious SOC price, performance, and power design goals.



Summary: I wrote this book
Rating: 5
I wrote this book as a reaction to the way chip design is evolving. My hope is to give designers a new way to think about the design and development of very large ICs. The current design style, based on using manually coded Verilog or VHDL to describe an entire chip is failing, because the technique was created nearly 20 years ago to describe chips more than 100 times smaller than today's devices. This book proposes a much larger use of pre-verified cores in much the same way that board designers in the 1970s and 1980s adoped large blocks (then called LSI integrated circuits) for their board-level designs.

[ 本帖最后由 lotusky 于 2008-3-30 10:48 编辑 ]

Designing SOCs with Configured Cores.part01.rar

4.43 MB, 下载次数: 554 , 下载积分: 资产 -3 信元, 下载支出 3 信元

Designing SOCs with Configured Cores.part02.rar

4.43 MB, 下载次数: 537 , 下载积分: 资产 -3 信元, 下载支出 3 信元

Designing SOCs with Configured Cores.part03.rar

4.43 MB, 下载次数: 490 , 下载积分: 资产 -3 信元, 下载支出 3 信元

Designing SOCs with Configured Cores.part04.rar

4.43 MB, 下载次数: 532 , 下载积分: 资产 -3 信元, 下载支出 3 信元

Designing SOCs with Configured Cores.part05.rar

4.43 MB, 下载次数: 431 , 下载积分: 资产 -3 信元, 下载支出 3 信元

Designing SOCs with Configured Cores.part06.rar

4.43 MB, 下载次数: 456 , 下载积分: 资产 -3 信元, 下载支出 3 信元

Designing SOCs with Configured Cores.part07.rar

4.43 MB, 下载次数: 493 , 下载积分: 资产 -3 信元, 下载支出 3 信元

Designing SOCs with Configured Cores.part08.rar

4.36 MB, 下载次数: 483 , 下载积分: 资产 -3 信元, 下载支出 3 信元

发表于 2008-3-30 13:14:18 | 显示全部楼层
呵呵!还是你快啊!
发表于 2008-3-30 18:18:57 | 显示全部楼层
下载速度很不错啊, 谢了啊。
发表于 2008-3-30 19:54:51 | 显示全部楼层
Thank you!
发表于 2008-3-30 19:55:45 | 显示全部楼层
Ding!
发表于 2008-3-30 20:12:00 | 显示全部楼层
Very informative!
发表于 2008-3-30 20:16:30 | 显示全部楼层
Highly recommend!
发表于 2008-3-30 20:18:18 | 显示全部楼层
Super!
发表于 2008-3-30 20:21:37 | 显示全部楼层
I have been looking for this book quite a long time!
发表于 2008-3-30 20:24:42 | 显示全部楼层
Excellent!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-17 13:51 , Processed in 0.022952 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表