在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜全文
查看: 4655|回复: 3

[求助] 找書:Design Technology Co-Optimization in the Era of Sub-Resolution IC Scaling

[复制链接]
发表于 2021-2-19 19:09:54 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×
找書esign Technology Co-Optimization in the Era of Sub-Resolution IC ScalingAuthor(s): Lars W. Liebmann; Kaushik Vaidyanathan; Lawrence Pileggi
Description

The challenges facing the most-advanced technology nodes in the microelectronics industry can be overcome with the help of design technology co-optimization (DTCO). This mediation process aims to ensure competitive technology architecture definition while avoiding schedule or yield risks caused by unrealistically aggressive process assumptions. This Tutorial Text reviews the fundamental design objectives as well as the resulting topological constraints of a standard cell logic design flow. Cell design, placement, and routing are examined against the backdrop of ever-increasing design constraints in advanced-technology nodes.

Design Technology Co-Optimization in the Era of Sub-Resolution IC Scaling.jpg


发表于 2021-2-20 10:59:18 | 显示全部楼层
回复 支持 反对

使用道具 举报

发表于 2021-2-20 11:00:22 | 显示全部楼层
回复 支持 反对

使用道具 举报

发表于 2021-2-20 15:52:16 | 显示全部楼层
道客,呵呵
回复 支持 反对

使用道具 举报

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

X 关闭广告

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 ) |网站地图

GMT+8, 2025-10-18 05:48 , Processed in 0.017513 second(s), 4 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表