I am runing DC on top level. And some of the modules in the top level are already built
with target library cells.
And I found that
Design Compiler re-synthesized the module already built with target library cells
Do we have a way to tell DC not to touch those instances with target library cells?