在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2602|回复: 1

[求助]关于数字设计的几道选择题,帮帮忙拉.

[复制链接]
发表于 2004-11-25 21:39:17 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Good Quality Design
问题1.  A not-well designed feedback circuit may cause   
a)transition time problem in a logic device
b) race condition
c)timing hazard
d)clock skew
e)metastable behavior  
问题2.  Unreliable clock configuration may produce problems in set-up and hold times.   
  a)True
b) False
c)Maybe
d)It depends
e)It's hard to tell  
问题3.  Unreliable clock configuration may produce problems in transition times of a device.   
a) True
b) False
c) Maybe
d)It depends
e) It's hard to tell  
问题4.  In the design of a synchronous system in a PLD or FPGA, clock skew may result when clock signals are not connected to global clocks.   
  a)True
b) False
c)Maybe
d)It depends
e) It's hard to tell  
问题5.  In the design of a synchronous system, asynchronous reset is preferred over synchronous reset.   
  a)True
b)Implementation of asynchronous reset is recommended only in asynchronous system design
c)Both reset configurations can be interchangeably and simultaneously used within the system
d)Synchronous reset is preferred over asynchronous reset.
e)None of the above  
问题6.  Multiple clock network configuration may cause   
  a)transition time problem in a logic device
b)race condition
c)timing hazard
d)metastable behavior
e)none of the above  
问题7.  Timing hazards can be eliminated using   
  a)XOR gate
b)amplifier
c)mux
d)dffs
e)None of the above  
问题8.  In the design of a synchronous system, it is advisable to use only clocks that are connected to the global clocks within the PLD or FPGA devices to avoid unreliable timing results.   
  a)The above statement is true
b)Timing is not affected by clock configuration.
c)Unreliable timing results only in the use of ripple clock
d)PLD and FPGA devices have no global clocks
e)None of the above  
问题9.  Design of clock and reset circuits should be as simple as possible, and should be in a separate block or module.   
  a)True
b)False
c)Maybe
d)Sometimes
e)It doesn't matter  
问题10.  Asynchronous inputs may cause metastability behavior.   
a) True
b) False
c)Maybe
d) Sometimes
e) It doesn't matter  



发表于 2012-5-12 08:37:08 | 显示全部楼层
顶一下楼主
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-5-15 23:30 , Processed in 0.049146 second(s), 12 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表