在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1112|回复: 0

[招聘] Cadence SH 招聘高级数字后端产品测试工程师

[复制链接]
发表于 2014-9-12 18:01:15 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

CadenceSH 招聘高级数字后端产品测试工程师


Joblocation: Shanghai

更多职位信息敬请关注Cadence公众微信平台:Cadence中国招聘

二维码--1.jpg

If you haveinterest, PLS send your update CV to zhangyl@cadence.com

1.   Lead/Senior Product Validation Engineer(Lower Power and Static Timing Analysis)

欢迎有工作经验人士和应届博士、硕士生投递

PositionDescription:

1. Identify Low Powersolution and timing sign-off challenges in complex SOC designs and advancedprocess nodes

2. Proactively provide LowPower & STA development suggestions to R&D.

3. Build up Lower Power& STA expertise and deliver support to field team and customers wheneverneeded.

4. Required to acquireexpertise and ownership over existing product components as well as developbrand new product features.

5. Project leader onimportant Low Power or STA features.

  

PositionRequirements:

1. Bachelor with 5 yearsrelated experience or Master with 2 years related experience in design house,FAB or EDA Company.

2. Rich experience in ICdesign flow (front-end or back-end).

3. Experience in Low Powerflow (CPF or IEEE1801), knowledge in timing closure is a strong plus.

4. Good Unix Systemknowledge and script skill of TCL/TK/CSH/PERL.

5. Excellent capability ofself-learning, problem solving skills;

6. Be proactive andself-motivated;

7. Strong leadership;

8. Good written English andoral English is a strong plus

2.ProductValidation Engineer

Position Description:

1.ValidateEDA software in ASIC design flow;

2.Responsiblefor developing, applying, and maintaining quality standards for complex EDAsoftware system;

3.Incharge of our daily yellow process quality;

4.Beresponsible for full QA weekend launching.


PositionRequirements:

1.Thecandidate should have basic knowledge of HDL(Verilog preferred) andmicroelectronics. 2.Knowledge of IC DESIGN flow is highly preferable;

3.Previousexperience of ASIC design (Cadence/Synopsys/Magma platforms) is highlypreferable;

4.Candidatemust possess good Chinese and English communication skills;

5.Candidatemust have demonstrated strong problem solving skills, ability to work on largesoftware systems;

6.Highlymotivated and passion to work is required. Detail focusing, performanceoriented;

Major inEE/CS, and all level of experiences are welcomed. BS is preferred.

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-9-21 11:25 , Processed in 0.020357 second(s), 11 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表