在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1902|回复: 0

[招聘] [招聘]Cadence北京招微电子/EE背景软件测试工程师

[复制链接]
发表于 2013-8-13 18:16:39 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

Lead PV Engineer - Characterization RD

Position Description:


The positions are for a PV who will be responsible for designing, implementing, and maintaining library characterization and validation software for use with standard cells, memory and macro blocks, and IO cells.

Requirements:


The candidates should have experiences in EDA software.


Must be proficient in C, C++, TCL, Perl and development in Linux/Unix.


Knowledge on semiconductor device is strong plus.


Experience with SPICE or SPICE-like circuit simulation is important.


Knowledge of Verilog and VHDL is also highly desirable.


The ideal candidate would have a good understanding of library characterization, IP design, static timing analysis, power analysis, and signal integrity analysis flows.


Minimum Education Required / Minimum Experience Required : Master or Ph.D. in MS, EE,CS, Math or Physics

请将简历投递至cecilyl@cadence.com

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-19 16:45 , Processed in 0.253061 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表