在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1850|回复: 0

[招聘] LSI上海急招:SerDes Field Coreware Engineer

[复制链接]
发表于 2012-5-17 11:29:50 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

有意者,请将简历发至:Tracey.zheng@lsi.com

如有任何疑问,请发送邮件至Tracey.zheng@lsi.com或拨打电话021-24191709.

也可加我msn: zql975504@hotmail.com

或者微博啊:http://www.weibo.com/u/1752448637


1.
SerDes Field Coreware Engineer  Job Description The Field Coreware Engineer is a challenging and cutting-edge position with responsibilities to work closely with LSI internal IP development, foundation IP, methodology, and design center engineering/development teams to support complex ASIC designs. This position will support LSI/3rd Party IP for customer ASIC and internal ASSP designs providing “Best in Class” support Strong communications skills are important for this position. This is a position for developing and honing verbal and written communication skills, and for interfacing to many different people and engineering organizations within and external to LSI. Position requires regular interface with LSI customers. A successful candidate will have a strong design background, debug skills, good scripting skills, and hands on experience with IP integration. This position will require travel and onsite support at times at the customer site. Requirements/Qualifications (Education) - 5-10+ years experience as an application, design or development engineer - Experience developing IP or integrating/implementing IP in an SOC (System on Chip) - Prior experience with RTL coding and verification a plus - Knowledge in one or more of the following IP: o SerDes o Memory IF: DDR, etc, o Protocol IP : PCIe, Ethernet (example: 10G-KR4), etc… o Processors/Subsystems o SOC interconnect: AMBA, etc. - Must have the ability to understand Specifications - Experience with EDA tools such as Simulators (Synopsys VCS, Cadence NC-Verilog, Mentor ModelSim), Synopsys IC Compiler, Synopsys PrimeTime SI - Understanding of the ASIC Design Flow o Design Closure STA (Static Timing Analysis) Constraints o Simulation/Debug o Basic understanding of DFT (Design for Test) o Basic Understand Power Estimation & Optimization - Experience Debugging Simulations - Basic Understanding of System Architecture/Applications - Prototyping/Emulator knowledge a plus - Soft/People Skills: o Customer support skills (Communication, Positioning etc.) o Issue Solving o Conflict Management - Willing to learn, expand horizons - Positive attitude and ownership taking a must
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-18 07:44 , Processed in 0.014712 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表