在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 4451|回复: 4

[招聘] 西安英特尔招聘IC验证工程师

[复制链接]
发表于 2012-3-14 11:07:50 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

英特尔西安研发中心急招数字IC验证工程师。机不可失,感兴趣的朋友千万不要错过与大牛们共事的机会哦。

工作地点:西安

联系人:郭小姐

电   话:0571/28829923

邮   箱:758459601@qq.com

Job Description:

Interface to Hardware Architects (Concept Engineering) and Physical Implementation Team

Assisting clock, reset and power concept definition together with Concept Engineering

Defining design implementation specification (module or sub-system level)

VHDL or Verilog Coding

Internal and/or external IP integration

Test-bench generation and test-case preparation according to verification plan

Gate-level simulation

Test pattern generation (interface to IC Test Development Engineer) and debug support

Timing constraint definition/review (interface to Physical Implementation Team)

STA timing analysis support (interface to Physical Implementation Team)


Requirements:

3+ years experience

Familiar with mainstream simulators (Modelsim and/or Affirma)

Scripting/programming languages (PERL and/or TCL and/or C, etc)

Knowledge on Design Compiler

Understanding of timing analysis and physical implementation
     Understanding of DFT (Design for Test) concept

Fluent in spoken and written English (CET6 is desired)

英特尔西安研发中心急招数字IC验证工程师。机不可失,感兴趣的朋友千万不要错过与大牛们共事的机会哦。

工作地点:西安

联系人:郭小姐

电   话:0571/28829923

邮   箱:758459601@qq.com

Job Description:

Interface to Hardware Architects (Concept Engineering) and Physical Implementation Team

Assisting clock, reset and power concept definition together with Concept Engineering

Defining design implementation specification (module or sub-system level)

VHDL or Verilog Coding

Internal and/or external IP integration

Test-bench generation and test-case preparation according to verification plan

Gate-level simulation

Test pattern generation (interface to IC Test Development Engineer) and debug support

Timing constraint definition/review (interface to Physical Implementation Team)

STA timing analysis support (interface to Physical Implementation Team)


Requirements:

3+ years experience

Familiar with mainstream simulators (Modelsim and/or Affirma)

Scripting/programming languages (PERL and/or TCL and/or C, etc)

Knowledge on Design Compiler

Understanding of timing analysis and physical implementation
     Understanding of DFT (Design for Test) concept

Fluent in spoken and written English (CET6 is desired)

发表于 2012-3-14 17:38:30 | 显示全部楼层
Hi,
I'm working for AMD at Beijing site now and responsibe for SoC Verification.
I wonder whether i could apply for this position?

Thank you!
 楼主| 发表于 2012-3-15 09:52:08 | 显示全部楼层
回复 2# smy05


    of course you can. we can communicate in detail by QQ or phone if u r interested.
发表于 2012-3-15 13:33:49 | 显示全部楼层
招多少人?
 楼主| 发表于 2012-3-20 09:28:39 | 显示全部楼层
回复 4# yankui0012


    目前还有2-3个名额
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-18 03:22 , Processed in 0.021767 second(s), 11 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表