在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
EETOP诚邀模拟IC相关培训讲师 创芯人才网--重磅上线啦!
查看: 2720|回复: 4

[资料] Modeling of Interconnects, Drivers and Receivers in Packaged Systems[Paper]

[复制链接]
发表于 2011-4-22 13:55:55 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Abstract
The ever-increasing complexity and operating frequencies in state-of-the-art digital systems present the need for more accurate and faster, simulation and modeling techniques. Signal integrity and power integrity analyses in such systems require large-sized system level simulations. Such simulations need considerable resources in terms of CPU memory and simulation time. Hence modeling methodologies are required to perform these simulations efficiently. This paper described several macro-modeling techniques that have been developed to address signal and power integrity issues. Using these techniques transistor level driver and receiver circuits, power distribution networks, and interconnect networks can be efficiently incorporated in system level simulations.
Modeling of Interconnects, Drivers and Receivers in Packaged Systems[Swaminthan].pdf (465.47 KB, 下载次数: 92 )
发表于 2011-4-22 16:09:21 | 显示全部楼层
thanks
发表于 2012-9-5 22:17:05 | 显示全部楼层
good,3x
发表于 2016-5-6 15:35:12 | 显示全部楼层
thank for sharing
发表于 2022-10-16 17:42:07 | 显示全部楼层
感谢分享资料
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-9-22 13:40 , Processed in 0.020133 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表