EETOP 创芯网论坛 (原名:电子顶级开发网)

便捷登录,只需一步

找回密码

  登录   注册  

快捷导航
搜帖子
第三代半导体技术资料|下载奖励300信元
查看: 4094|回复: 32

[资料] 推荐一个我导师在CICC-2020 Education Session做的ADPLL发展趋势的报告

[复制链接]
发表于 2020-6-30 02:54:56 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有帐号?注册

x
本帖最后由 JoyShockley 于 2020-7-2 23:46 编辑

ES2-1. R. Bogdan Staszewski, University College Dublin, Ireland

– Title: Beyond All-Digital PLL for RF and Millimeter-Wave Frequency Synthesis

Abstract: The past several years has seen proliferation of all-digital phase-locked loops (ADPLL) for RF, mm-wave and high-performance frequency synthesis due to their clear benefits of flexibility, reconfigurability, transfer function precision, settling speed, frequency modulation capability, and amenability to integration with digital baseband and application processors. When implemented in nanoscale CMOS, the ADPLL also exhibits advantages of better performance, lower power consumption, lower area and cost over the traditional analog-intensive charge-pump PLL. In a typical ADPLL, a traditional VCO got directly replaced by a digitally controlled oscillator (DCO) for generating an output variable clock, a traditional phase/frequency detector and a charge pump got replaced by a time-to-digital converter (TDC) for detecting phase departures of the variable clock versus the frequency reference (FREF) clock, and an analog loop RC filter got replaced with a digital loop filter. The conversion gAIns of the DCO and TDC circuits are readily estimated and compensated using ‘free’ but powerful digital logic. After covering the fundamentals of ADPLL, the tutorial will venture into the future of RF and mm-wave frequency synthesis: charge-sharing locking (CSL). The idea is that the capacitor of the LC tank itself will be periodically charge-shared with another capacitor charged by a DAC to a voltage that is expected from a waveform at that particular time point, resulting in an instantaneous phase correction. The resulting voltage change will be detected and used to correct the DCO frequency. This results in a great simplification of circuitry and consumed power while delivering sub-100fs integrated jitter.

Staszewski, Hu, Siriburanon - CICC Tutorial - 2020 - Beyond All-Digital PLL for .pdf (11.46 MB, 下载次数: 365 )

发表于 2020-6-30 11:42:31 | 显示全部楼层
Thanks a lot
回复 支持 反对

使用道具 举报

发表于 2020-6-30 12:01:41 | 显示全部楼层
多谢
回复 支持 反对

使用道具 举报

发表于 2020-6-30 12:09:57 | 显示全部楼层
多谢!
回复 支持 反对

使用道具 举报

发表于 2020-6-30 14:52:18 | 显示全部楼层
Thanks a lot
回复 支持 反对

使用道具 举报

发表于 2020-6-30 17:18:44 | 显示全部楼层
感谢分享,谢谢。
回复 支持 反对

使用道具 举报

发表于 2020-6-30 18:46:39 | 显示全部楼层
牛逼了
回复 支持 反对

使用道具 举报

发表于 2020-6-30 21:19:58 | 显示全部楼层
谢谢分享
回复 支持 反对

使用道具 举报

发表于 2020-6-30 22:51:52 | 显示全部楼层
牛牛牛
回复 支持 反对

使用道具 举报

发表于 2020-6-30 23:42:12 | 显示全部楼层
牛牛牛
回复 支持 反对

使用道具 举报

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询 |  EETOP 创芯网 ( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2020-7-15 06:04 , Processed in 0.067695 second(s), 10 queries , Gzip On, Redis On.

Powered by Discuz! X3.4

© 2001-2017 Comsenz Inc.

快速回复 返回顶部 返回列表