在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 9679|回复: 63

[资料] 【2019 新书】Quick Start Guide to Verilog

[复制链接]
发表于 2019-7-25 11:56:44 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Quick Start Guide to verilog

Quick Start Guide to Verilog 2019.pdf (16.26 MB, 下载次数: 811 )

quick2.jpg
The classical digital design approach (i.e., manual synthesis and minimization of logic) quickly becomes impractical as systems become more complex. This is the motivation for the modern digital design flow, which uses hardware description languages (hdl) and computer-aided synthesis/minimization to create the final circuitry. The purpose of this book is to provide a quick start guide to the Verilog language, which is one of the two most common languages used to describe logic in the modern digital design flow. This book is intended for anyone that has already learned the classical digital design approach and is ready to begin learning HDL-based design. This book is also suitable for practicing engineers that already know Verilog and need quick reference for syntax and examples of common circuits. This book assumes that the reader already understands digital logic  

发表于 2019-7-25 20:48:56 | 显示全部楼层
thanks for shaing
发表于 2019-7-25 21:35:26 | 显示全部楼层
Thank You.
发表于 2019-7-25 22:19:31 | 显示全部楼层
Quick Start Guide to Verilog 2019.pdf
(16.26 MB, 下载次数: 44 )
发表于 2019-7-26 10:55:38 | 显示全部楼层
good book.
发表于 2019-7-26 16:26:11 | 显示全部楼层
good  resourse
发表于 2019-7-28 15:55:19 | 显示全部楼层
感谢楼主分析!
发表于 2019-7-28 16:24:54 | 显示全部楼层
是不是重复的资料啊?
发表于 2019-7-31 08:51:47 | 显示全部楼层
谢谢分享,下载学习
发表于 2019-7-31 09:23:58 | 显示全部楼层
謝謝分享。
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-26 11:45 , Processed in 0.031775 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表