EETOP 创芯网论坛 (原名:电子顶级开发网)



  登录   注册  

信号完整性基础知识-从仿真到测量 |有奖下载: 300信元+一次性医用口罩
查看: 894|回复: 0

[招聘] [AMD社招] SMTS ASIC Design Verification Engineer

发表于 2016-10-21 16:46:08 | 显示全部楼层 |阅读模式


您需要 登录 才可以下载或查看,没有帐号?注册

SMTS asic Design Verification Engineer
Job Location: Beijing/ShanghAI

Job description:
We are currently looking for engineer who will be responsible for design verification of cutting edge GPU projects. Qualified candidate will participate in and lead SoC level function verification domains including:
1.        SoC DV testbench and infrastructure development and maintenance
2.        Create and execute SoC testplan including data-path and interrupt, virtualization, security, power management, etc.
3.        Implement directed and random test cases in C++/SV, as well as checkers and assertions
4.        Support integration and qualification of all the IPs for SoC
5.        Help to improve DV environment building flow

-   MS with 7+ or BS with 9+ years’ experience in ASIC/SoC design verification
-   DV lead experience is a must
-   Hand-on experience in all domains of complex ASIC DV flow from plan to coverage, both
-   Knowledgeable in C++ & SV development, familiar with scripting languages like Ruby/Perl/Makefile…
-   Strong problem solving and communication skills
-   Knowledge on computer architecture and PCIe devices is highly preferred
-   Good knowledge on verification methodologies like UVM is a big plus
-   Experience in power-aware verification is an asset
您需要登录后才可以回帖 登录 | 注册



站长推荐上一条 /1 下一条

小黑屋| 关于我们| 联系我们| 在线咨询 |  EETOP 创芯网 ( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2020-8-6 17:17 , Processed in 0.066563 second(s), 10 queries , Gzip On, Redis On.

Powered by Discuz! X3.4

© 2001-2017 Comsenz Inc.

快速回复 返回顶部 返回列表