|
|
|
马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
Design for High Performance, Low Power,and Reliable 3D Integrated Circuits
by Sung Kyu Lim
Paperback: 560 pages
Publisher: Springer; 2013 edition (December 16, 2014)
Language: English
ISBN-10: 1489986960
ISBN-13: 978-1489986962
SP-Design4HP-LP-Reliable-3DIC.part1.rar
(15 MB, 下载次数: 609 )
SP-Design4HP-LP-Reliable-3DIC.part2.rar
(4.58 MB, 下载次数: 358 )
From the Back Cover
This book describes the design of through-silicon-via (TSV) based three-dimensional integrated circuits. It includes details of numerous “manufacturing-ready” GDSII-level layouts of TSV-based 3D ICs, developed with tools covered in the book. Readers will benefit from the sign-off level analysis of timing, power, signal integrity, and thermo-mechanical reliability for 3D IC designs. Coverage also includes various design-for-manufacturability (DFM), design-for-reliability (DFR), and design-for-testability (DFT) techniques that are considered critical to the 3D IC design process.
Describes design issues and solutions for high performance and low power 3D ICs, such as the pros/cons of regular and irregular placement of TSVs, Steiner routing, buffer insertion, low power 3D clock routing, power delivery network design and clock design for pre-bond testability.
Discusses topics in design-for-electrical-reliability for 3D ICs, such as TSV-to-TSV coupling, current crowding at the wire-to-TSV junction and the electro-migration failure mechanisms in TSVs.
Covers design-for-thermal-reliability in 3D ICs, including thermal-aware architectural floorplanning, gate-level placement techniques to alleviate thermal problems, and co-design and co-analysis of thermal, power delivery, and performance.
Includes issues affecting design-for-mechanical-reliability in 3D ICs, such as the co-efficient of thermal expansion (CTE) mismatch between TSV and silicon substrate, device mobility and full-chip timing variations, and the impact of package elements. |
|
/2 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2016-5-31 21:33:45
