|
|
马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
Abstract
In this paper, a new high-speed VLSI architecture
for decoding Reed-Solomon codes with the Berlekamp-
Massey algorithm is presented. The proposed scheme
uses the fully folded systolic architecture in which a
single array of processors, computes both the errorlocator
and the error-evaluator polynomials. The
proposed scheme utilizes the folding property of
systolic array architectures and reduces the number of
multipliers and adders drastically at the expense of
some compromise in the speed. More interestingly, the
proposed architecture requires approximately 60%
fewer multipliers and a simpler control structure than
the popular RiBM architecture. The reduction in the
number of multipliers and adders in the proposed
architecture leads to smaller silicon area and lower
power consumption.
Ultra Folded High-Speed Architectures for Reed-.pdf
(200.78 KB, 下载次数: 105 )
|
|
/1 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2011-1-6 22:12:59
楼主