在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 54465|回复: 305

[资料] [ebook]The Designer's Guide to Jitter in Ring Oscillators

[复制链接]
发表于 2009-4-16 09:36:16 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 helianalog 于 2011-3-5 22:42 编辑

Screen shot 2011-03-05 at 10.37.19 PM.png
The_Designer's_Guide_to_Jitter_in_Ring_Oscillators.rar (3.88 MB, 下载次数: 3627 )


The Designer's Guide to Jitter in Ring OscillatorsSeries: The Designer's Guide Book Series
McNeill, John A., Ricketts, David

2009, XX, 276 p. 140 illus., Hardcover
ISBN: 978-0-387-76526-6


Due: 五月 2009
About this book
  • Emphasizes jitter for time domain applications so that there is not a need to translate from frequency domain
  • Provides a more direct path to the results for designing in an application area where performance is specified in the time domain
  • Includes classification of oscillator types and an exhaustive guide to existing research literature
  • Covers the classification of measurement techniques
The Designer’s Guide to Jitter in Ring Oscillators provides information for engineers on designing voltage controlled oscillators (VCOs) and phase-locked loops (PLLs) for low jitter applications such as serial data communication and clock synthesis. The material is presented in a clear, intuitive fashion at both the system level and the circuit level to help designers improve their understanding of fundamental noise sources and design low jitter circuitry within power, area, and process constraints so that ultimate performance meets system level requirements.
At the system level, the authors describe and specify different methods of measuring jitter to characterize time domain uncertainty. Although the emphasis is on time-domain measures of oscillator performance, a simple method of translating performance to frequency domain (phase noise) measures is also included.
At the circuit level, the authors include techniques for design of low jitter delay elements for use in ring oscillators, as well as relating the circuit-level characteristics to system-level performance. The authors discuss a classification scheme for delay stages to help guide the designer’s choice with regard to signal type (single-ended vs. differential), output format (single phase vs. multiple phase), and tuning method. Simple mathematical expressions are developed describing the noise-power tradeoffs for each type of stage, so the designer can quickly estimate the power dissipation required to achieve a desired level of jitter.
The Designer’s Guide to Jitter in Ring Oscillators is an excellent resource for engineers and researchers interested in jitter and ring oscillators and their application in communication systems.

Written for:
Circuits and systems designers
Keywords:
  • Low Jitter Oscillators
  • McNeill
  • Ricketts
  • design optimization
  • measurement techniques
  • probability background
  • system level behavioral simulation
  • time domain applications
头像被屏蔽
发表于 2009-4-16 18:54:26 | 显示全部楼层
提示: 作者被禁止或删除 内容自动屏蔽
头像被屏蔽
发表于 2009-4-16 19:03:46 | 显示全部楼层
提示: 作者被禁止或删除 内容自动屏蔽
发表于 2009-4-16 21:49:50 | 显示全部楼层
xiexie
发表于 2009-4-17 00:22:47 | 显示全部楼层
看看
感觉很高深的
呵呵
谢谢!
发表于 2009-4-18 00:16:38 | 显示全部楼层
Thank you, that's quick!
发表于 2009-4-18 00:30:51 | 显示全部楼层
好东西,东西楼主分享!!
发表于 2009-4-18 00:31:53 | 显示全部楼层
好东西,东西楼主分享!!
发表于 2009-4-18 00:33:27 | 显示全部楼层
好东西,东西楼主分享!!
发表于 2009-4-18 11:01:25 | 显示全部楼层
have a look
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-28 11:46 , Processed in 0.025224 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表