在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
EETOP诚邀模拟IC相关培训讲师 创芯人才网--重磅上线啦!
查看: 206|回复: 2

[求助] cadence仿真报错

[复制链接]
发表于 2024-4-10 16:23:38 | 显示全部楼层 |阅读模式
100资产
各位大佬,仿真爆出以下错误是什么原因





Error found by spectre during DC analysis `dcOp'.
    ERROR (SPECTRE-16080): No DC solution found (no convergence).  

The values for those nodes that did not converge on the last Newton iteration are given below.  The manner in which the convergence criteria were not satisfied is also given.
            Failed test: | Value | > RelTol*Ref + AbsTol

Top 10 Residue too large Convergence failure:
    V(I11.NM10:int_d) = 0 V
        residue too large: | 3.00922 A | > 15.0461 mA + 1 pA
    V(I11.PM3:int_d) = 0 V
        residue too large: | 2.14994 A | > 10.7497 mA + 1 pA
    V(I11.NM4:int_d) = 0 V
        residue too large: | 752.304 mA | > 3.76152 mA + 1 pA
    V(I11.R0.n1) = 0 V
        residue too large: | 600 mA | > 3 mA + 1 pA
    V(I11.net28) = 0 V
        residue too large: | 600 mA | > 3 mA + 1 pA
    V(I11.net47) = 0 V
        residue too large: | 600 mA | > 3 mA + 1 pA
    V(I11.NM5:int_d) = 0 V
        residue too large: | 376.152 mA | > 1.88076 mA + 1 pA
    V(I11.NM0:int_s) = 0 V
        residue too large: | 376.152 mA | > 1.88076 mA + 1 pA
    V(VCOM) = 0 V
        residue too large: | -8.46376 A | > 42.3188 mA + 1 pA
    V(net12) = 0 V
        residue too large: | -5 uA | > 25 nA + 1 pA


The following set of suggestions might help you avoid convergence difficulties.  After you have a solution, write it to a nodeset file by using the `write' parameter, and read it back in on subsequent simulations by using the `readns' parameter.

1. Evaluate and resolve any notice, warning, or error messages.
2. Perform sanity check on the parameter values by using the parameter range checker (use ``+param param-limits-file'' as a command line argument) and heed any warnings.  Print the minimum and maximum parameter value by using `info' analysis.  Ensure that the bounds given for instance, model, output, temperature-dependent, and operating-point (if possible) parameters are reasonable.

3. Check the direction of both independent and dependent current sources. Convergence problems might result if current sources are connected such that they force current backward through diodes.

4.  Enable diagnostic messages by setting option `diagnose=detailed'.
5. Small floating resistors connected to high impedance nodes can cause convergence difficulties. Avoid very small floating resistors, particularly small parasitic resistors in semiconductors. Instead, use voltage sources or iprobes to measure current.
6. If you have an estimate of what the solution should be, use nodeset statements or a nodeset file, and set as many nodes as possible.
7. Use realistic device models. Check all component parameters, particularly nonlinear device model parameters, to ensure that they are reasonable.
8. If simulating a bipolar Analog circuit, ensure that the region parameter on all transistors and diodes is set correctly.
9. Loosen tolerances, particularly absolute tolerances like `iabstol' (on options statement). If tolerances are set too tight, they might preclude convergence.
10. Increase the value of gmin (on options statement).
11. Use numeric pivoting in the sparse matrix factorization by setting `pivotdc=yes' (on options statement). Sometimes, it is also necessary to increase the pivot threshold to a value in the range of 0.1 to 0.5 by using `pivrel' (on options statement).
12. Try to simplify the nonlinear component models to avoid regions that might contribute to convergence problems in the model.
13. Divide the circuit into smaller pieces and simulate them individually. However, ensure that the results are close to what they would be if you had simulated the whole circuit.  Use the results to generate nodesets for the whole circuit.
14. Check the connections to ground. Convergence problems might result if no connections to ground.
15. If all else fails, replace the DC analysis with a transient analysis and modify all the independent sources to start at zero and ramp to their DC values. Run transient analysis well beyond the time when all the sources have reached their final value (remember that transient analysis is very cheap when none of the signals in the circuit are changing) and write the final point to a nodeset file. To make transient analysis more efficient, set the integration method to backward Euler (`method=euler') and loosen the local truncation error criteria by increasing `lteratio', say to 50. Occasionally, this approach fails or is very slow because the circuit contains an oscillator.  Often, for finding the dc solution, the oscillation can be eliminated for by setting the minimum capacitance from each node to ground (`cmin') to a large value.


Maximum value achieved for any signal of each quantity:
DC simulation time: cpu = 12.67 ms, elapsed = 6.33502 ms.
Analysis `dcOp' was terminated prematurely due to an error.
dcOpInfo: writing operating point information to rawfile.

Opening the PSF file ../psf/dcOpInfo.info ...

Error found by spectre during DC analysis, during info `dcOpInfo'.
    ERROR (SPECTRE-16041): Analysis was skipped due to inability to compute operating point.

Analysis `dcOpInfo' was terminated prematurely due to an error.
modelParameter: writing model parameter values to rawfile.

Opening the PSF file ../psf/modelParameter.info ...
element: writing instance parameter values to rawfile.

Opening the PSF file ../psf/element.info ...
outputParameter: writing output parameter values to rawfile.

Opening the PSF file ../psf/outputParameter.info ...
designParamVals: writing netlist parameters to rawfile.

Opening the PSFASCII file ../psf/designParamVals.info ...
primitives: writing primitives to rawfile.

Opening the PSFASCII file ../psf/primitives.info.primitives ...
subckts: writing subcircuits to rawfile.

Opening the PSFASCII file ../psf/subckts.info.subckts ...

发表于 2024-4-16 18:45:19 | 显示全部楼层
仿真器没有计算出dc工作点,仿真不收敛了,所以报错。楼主检查一下电路的接线,有没有接错、悬空的;然后加node set再仿真看看;再不行就放宽仿真精度,增加仿真步长。
 楼主| 发表于 昨天 11:10 | 显示全部楼层


沐暖阳 发表于 2024-4-16 18:45
仿真器没有计算出dc工作点,仿真不收敛了,所以报错。楼主检查一下电路的接线,有没有接错、悬空的;然后加 ...


仿真参数设置问题,不是电路问题

谢谢大佬回答
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-1 17:42 , Processed in 0.016992 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表