The create_patterns_specification command always includes the Parallel Retention Test (PRT) pattern as part of the default signoff and manufacturing patterns specifications. It is highly recommended to simulate the PRT pattern during signoff verification even if you are not planning to use it during manufacturing test. The structure of the PRT pattern provides verification that all memories are accessible. You can modify the PRT pattern to operate with a reduced address space and zero retention time to reduce simulation time
/2 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2023-7-14 17:34:41
