在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1313|回复: 0

[招聘] ADI招聘数字dv

[复制链接]
发表于 2023-4-27 17:31:58 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
ADI招聘数字验证岗,如果有想法,欢迎邮件nannan.cui@analog.com 联系,我们不卷,氛围和谐,等你来哈~


Digital VerificationEngineer
Team

  • The team handles verification of the products which include portable     consumer, digital signal processing data-paths, embedded microprocessor     systems and high-end power ICs.
  • As an experienced engineer in this group, candidate will work     with the latest verification methodologies on designs ranging from     individual blocks to chip level and system level verification for     these SoCs at application level.
Requirements

  • Electronic Engineering/Computer Engineering degree with 3+ years of     progressive experience in digital verification.
  • Should have demonstrated experience in developing UVM-based testbench     infrastructure from ground up, functional cover point development, code     coverage analysis/closure and assertion development.
  • Knowledge in AHB/AXI/APB protocols, familiar with verification of     processor based SoC designs are desirable.
  • Systemverilog, C/C++, System C, TCL/Perl/Python/shell-scripting.
  • Excellent debugging and analytical skills.
  • Must be a self-starter, should be able to work on assignments with     minimal directions.
  • Experience in Mixed-signal verification and analog modeling is a big     plus.
  • Experience in Power IC, DSP, signal-chains is a big plus.
  • Experience in RTL design/FPGA flow is a big plus.
Responsibilities
·        Verification of complex designs and subsystems using themost leading-edge methodologies.
·        Contribute and influence the decisions on methodologiesto be adopted for the verification.
·        Complete verification ownership – Define test plan, testsand verification methodology for block/chip level verification. Work withdesign team in generating test-plans and closure of code and functionalcoverage.
·        Continuous interaction with analog co-sim and firmwareteam in enabling top level chip verification aspects.
·        Support post-silicon verification activities of theproducts working with design, product evaluation and applications engineeringteam.
·        If a senior level, need to lead a project and technicallymentor and guide junior verification engineers.


您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-21 20:29 , Processed in 0.012676 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表