在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 910|回复: 0

[招聘] visionICs: analog IC design

[复制链接]
发表于 2022-6-11 20:36:16 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 zhukh 于 2022-6-11 20:46 编辑

visionICs (南京/上海) is looking for highly motivated analog mixed-signalIC design engineer at all levels focusing on the design of high-performance dToF sensor products in advanced CMOS technologies. Job responsibilities include IC design starting from initial specification through design and layout supervision, silicon evaluation, debugging and characterization to product introduction.
Job Description
Responsibilities and Duties Include but not Limited to:
l  Research, definition, design, simulation, layout, verification, characterization, and release to production of optical sensor integrated circuits.
l  Ownership of analog and mixed-signal circuits used in dToF sensors through all steps of product development cycle
l  Detailed circuit design, simulations, and verification of high-performance TDCs and auxiliary circuits include clock generation, charge pumps, LDOs, bias circuitry and TX drivers
l  Evaluation and development of architectures and specifications for individual circuit blocks  
l  Supervise layout engineers to implement ICs using layout techniques such as handling IR drop, RC delay, electro-migration, self-heating and coupling capacitance.
l  Documentation and design reviews
l  Lab evaluation and debug
l  Supporting test development and volume production.
Minimum Qualifications
l  MSEE with 3+ years industry experience with proven track record in the analog IC design.
l  Has good documentation and communication skills, team working experience and a pro-active approach to problem solving
l  Has extensive experience with and advanced knowledge of Cadence design, simulation, layout and verification tools for analog and mixed-signal designs.
l  Has a solid background in semiconductors, understanding the basic underlying device physics of CMOS transistors, diodes, resistors, capacitors, inductors.
l  Has a strong intuitive and analytical understanding of transistor-level design and possesses good, working knowledge of small-signal and large-signal CMOS device models.
l  Has extensive circuit analysis skills, recognizing potential problems due to model limitation, high frequency effects, layout parasitic and device temperature effects.
l  Has experience characterizing and debugging mixed-signal SoCs in a lab environment. Has experience usingsignal generators, oscilloscopes, DMMs, logic analyzers and spectrum analyzers.

Please send your resume to fiona.li@evisionics.com if you are interested.



您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-25 21:23 , Processed in 0.013707 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表