在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 883|回复: 1

[招聘] 模拟设计-上海-高通

[复制链接]
发表于 2021-12-1 16:12:33 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
JOBDESCRIPTION
GENERALSUMMARY:
We areseeking for Senior Analog Integrated Circuit Designers with excellent designskills who will be contributing in a team environment in the development of high-speedmixed-signal IPs in advanced CMOS processes. You will use your skills as anIntegrated Circuit designer while applying them to a vast array of processtechnologies, system applications, and new technology development. Tasks willinclude the development of block level definitions and requirements, detailedcircuit design and schematic creation, circuit simulation, manual layout,physical verification (Layout vs. Schematic and Design Rule Checking), behaviormodelling using verilog-A or Verilog-AMS, and full chip verification in avariety of silicon process technologies.
PRINCIPALDUTIES AND RESPONSIBILITIES:
-Design automatic skills in IC custom design tools (e.g. Cadence or Mentor) for
schematiccapture, circuit simulation, full custom layout; mixed-signal circuit design;
-Physical verification skills;
-Behavior modelling skills;
-Using Verilog-A or Verilog-AMS, and full-chip functional/performanceverification
methods.
REQUIREDCOMPETENCIES:
- Tape out experience of following area: highspeed and high-resolution ADC/DAC/VGA (variable gain amplifier), high speedSERDES, high-performance VCO/PLL, LDO, etc.
- Familiarity with sub-threshold designs,familiar with 55nm/28nm/14nm CMOS process;
- Excellent understanding of device physics
- Experience performing chip level integration
- Experience in electronics test lab
-Self-motivated with good analytical and problem-solving skills. Excellent communicationand teamwork skills.
MINIMUMQUALIFICATIONS:
Advanceddegree -either MS or PhD in Electrical Engineering with proven record in
analogand mixed signal design experience.
PREFERREDQUALIFICATIONS:
-2+ years with a technical MS on analog circuit design, simulation, layoutguidance,
chiptests;
-1+ years with a technical PhD onanalog circuit design, simulation, layout guidance,
chip tests;
有兴趣的加我微信:zp1324403561(备注一下)
发表于 2022-1-4 10:59:57 | 显示全部楼层
本帖最后由 plmqa 于 2022-1-13 18:22 编辑

111111
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /3 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-25 08:05 , Processed in 0.016201 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表