在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜帖子
查看: 1177|回复: 0

[招聘] Sr. Engineer, Analog Layout

[复制链接]
发表于 2021-11-24 15:28:16 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×
NO.594-【猎头职位:上海需要若干  Sr. Engineer, Analog Layout】联系人:Chloe-Zhang,邮箱:hr@kthr.com,微信也可查询职位了!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加,欢迎大家关注!
岗位职责:
1、Layout implementation of analog IPs designed for microcontrollerunit (MCU) products.
2、Top level layout and custom route (analog and power route) foranalog sub-chip and/or chip top。
3、Physical verification at analog IP-level, SoC sub-chip- and/or chip-top-level.
4、Support analog designers on IP post-layout extraction and simulation.
5、Mentor junior analog layout engineers.
6、Collaborate with global teams on specific projects.
岗位要求:
1、Bachelor’s or master’s degree on microelectronics, electronicsengineering, or a related major.
2、3+ years of experience in analog layout.
3、Good understanding of analog and/or mixed-signal designs in CMOS processtechnology.
4、Understanding of MCU designs and IPs (ADCs, DACs, comparators, PGAs,oscillators, voltage and current references, LDOs, etc.) is a plus.
5、Familiar to analog ASIC design and PV tools, Cadence preferred.
6、Mastering of scripting languages is a plus, i.e., SKILL, Perl, Tcl.
7、Good communication, interpersonal and team skills.
8、Fluent English reading, writing, and speaking.
福利:五险一金  带薪年假  补充商业医疗

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-9-13 18:38 , Processed in 0.011789 second(s), 4 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表