马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
本帖最后由 龚_利90 于 2020-3-23 14:01 编辑
Design of CMOS phase-locked loops: from circuit level to architecture level
Author (s): Behzad Razavi
TRUE PDF
Publisher: Cambridge University Press,
Year: 2020 ISBN: 9781108494540,1108494544
Author(s): Behzad Razavi Publisher: Cambridge University Press,
Year: 2020
ISBN: 9781108494540,1108494544
This textbook gives students and engineers a comprehensive and rigorous knowledge of CMOS phase-locked loop (PLL) design for a wide range of applications. It features intuitive presentation of theoretical concepts, built up gradually from their simplest form to more practical systems; broad coverage of key topics, including oscillators, phase noise, analog PLLs, digital PLLs, RF synthesizers, delay-locked loops, clock and data recovery circuits, and frequency dividers; tutorial chapters on high-performance oscillator design, covering fundamentals to advanced topologies; and extensive use of circuit simulations to teach design mentality, highlight design flaws, and connect theory with practice. Including over 200 thought-provoking examples highlighting best practices and common pitfalls, 250 end-of-chapter homework problems to test and enhance the readers' understanding, and solutions and lecture slides for instructors, this is the perfect text for senior undergraduate and graduate-level students and professional engineers who want an in-depth understanding of PLL design.
Design of CMOS phase-locked loops (2020).rar
(8.28 MB, 下载次数: 3101 )
|
/1 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2020-3-23 13:59:38
