马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
有兴趣的朋友请发简历至nina.zhang@amd.com 邮件标题: 姓名+应聘职位+eetop, 谢谢
RESPONSIBILITIES: ·
Understand thearchitecture of the graphics IP and functional block being designed ·
Build C/C++ model forsimulation ·
Build test bench andmonitors for DUT ·
Compose test plan andvalidation vectors to ensure functional completeness ·
Debugfunction/performance bugs of graphics IP ·
Work with globalFront-End design team and physical design team for large scale ASIC chipphysical implementation ·
Focus on physicaldesign of deep sub-micron GPU chips including block level (full chip) floorplanning, timing closure, place&route, physical verification etc REQUIREMENTS: ·
Have in depthknowledge of entire design process from Design specification, definingarchitecture, micro-architecture, RTL design and functional verification,synthesis, Physical Design, Timing closure, Tape-out, and post-Si debug. ·
Have hands-onexperience in Chiplevel Design/Integration activities. ·
Some Physical Designexposure required. ·
Perform Synthesis andnetlisting tasks such as SDC Development, Scan Insertion, ECO implementation,Formal Verification, etc. ·
Some exposure to DFTis a strong plus. ·
Work with PhysicalDesign team on Floor Plan, budgeting, timing closure, Signal Integrity, ECOflows, Power analysis, IO PAD placement, etc. ·
Should have expertisein: Cadence RTL Compiler, Design Compiler, PrimeTime, Conformal LEC. Goodknowledge of datapath compilers is required. ·
Expertise in Perl andTcl is a must. ·
Knowledge of chip businterfaces such as AHB and various standard peripherals & interfaces is a plus. ·
Should be able to workclosely with RTL Designers and Backend Physical Design teams across multiplesites. ·
Must have goodcommunication & Analytical thinking skills. ·
Should haveproficiency in flow development and scripting. ·
Should be able to Leada team, and provide Technical mentoring and guidance to junior engineers. EDUCATION: ·
Master with at least 5years or Bachelor with at least 8 years working experience in ASIC area |