在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1253|回复: 0

[求职] Sr. or MTS DFT Engieer

[复制链接]
发表于 2018-11-19 14:27:17 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
有兴趣的朋友请发简历至nina.zhang@amd.com邮件标题: 姓名+应聘职位+eetop, 谢谢


DFT Engineer

RESPONSIBILITIES:

·
Participate in SOCfull Chip DFT feature and architecture definition

·
Responsible for DFTspecification generation and review

·
Implement SOC DFTfunction including SCAN, Boundary SCAN, MBIST, Analog Macro test logic.

·
Perform verificationon all DFT structures

·
Generate DFT relatedtiming constraints and work with PD team for timing closure

·
Generate and verifyDFT structural patterns and functional patterns

·
Participate in ATEbring-up and debug the DFT patterns on ATE

·
Design and implementother DFX (debug, characterization, yield etc) logics

REQUIREMENTS:

·
BS in EE &CS.  MS preferred, with 4+ years experience.

·
Hands on workingexperience on ASIC DFT design and verification

        Familiar with entire ASIC design flow

·
Experience with microprocessor design a big plus

·
Should have strongproblem solving skills
Good English hearing, speaking, reading and writing capabilities

·
Good communicationskills

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-14 17:08 , Processed in 0.012569 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表