马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
有兴趣的朋友请发简历至nina.zhang@amd.com邮件标题: 姓名+应聘职位+eetop, 谢谢
DFT Engineer RESPONSIBILITIES: ·
Participate in SOCfull Chip DFT feature and architecture definition ·
Responsible for DFTspecification generation and review ·
Implement SOC DFTfunction including SCAN, Boundary SCAN, MBIST, Analog Macro test logic. ·
Perform verificationon all DFT structures ·
Generate DFT relatedtiming constraints and work with PD team for timing closure ·
Generate and verifyDFT structural patterns and functional patterns ·
Participate in ATEbring-up and debug the DFT patterns on ATE ·
Design and implementother DFX (debug, characterization, yield etc) logics REQUIREMENTS: ·
BS in EE &CS. MS preferred, with 4+ years experience. ·
Hands on workingexperience on ASIC DFT design and verification Familiar with entire ASIC design flow ·
Experience with microprocessor design a big plus ·
Should have strongproblem solving skills
Good English hearing, speaking, reading and writing capabilities ·
Good communicationskills |