在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 3883|回复: 6

招聘IC设计相关人才

[复制链接]
发表于 2007-11-7 10:52:59 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
上海KT人才受多家美资公司委托现招聘IC设计相关人才,具体职位信息如下由于篇幅有限,很多职位信息不能一一列举,有兴趣者可直接与我取得联系,欢迎人才打扰~!)


(一) IC实现工程师
职位要求:
Must master chip-level synthesis using Design Compiler.Has a well understanding of timing constraints,clocking and synthesis strategy.Well understand Verilog RTL code and can work with RTL logic design engineer to address RTL synthesizability.

Must master chip-level DFT including scan specification,scan chain insertion,BSD insertion,ATPG pattern generation/coverage and pattern simulation. Hand-on experience on how to improve test coverage and reduce tester time by test vector compression.Understand deep submicron test strategies such as path delay test,transition test,bridge test and IDDQ test.Work with RTL logic design engineer to address design testability.

Must master chip-level STA using PrimeTime/PrimeTime-SI. Work closely with RTL logic design engineer to write chip-level timing constraints.Address timing closure problems with RTL design engineer in synthesis stage and place & route engineer in physical design stage.Perform sign-off timing/SI closure and generate SDF for verification engineer.

Understand how to perform chip/block power analysis and optimization.

Proficient in scripting languages (Perl/Tcl)

Experience with deep sub-micron technology.90nm is a big plus.

Must be self-motivated,a team-player with good work ethics and problem solving skills

职责描述:
The candidate will primarily work on top or block level synthesis,DFT,and timing/SI closure,logic equivalence and power analysis.Another primary responsibility for this candidate is to work with RTL logic design engineer closely to make sure RTL code can be physically implemented given technology and library.The candidate may also assist physical design team on floor planning,place and route and more.



(二) ASIC Design Engr(PR)
职位描述:
Design IC devices in conformance with both company and customer requirements and sound design principles; Place and route (layout) of integrated circuits to meet design requirements; Prepare project evaluations in conformance with Company policies/procedures; Provide CAD assistance to customer engineers and new staff as required and/or requested, keep up-to-date with all technical memos; Attend peer reviews and provide feedback to ensure success of peer designs.

职位要求:
B.Sc(Hons.)/B.E.(Hons.) in Electronics, Electrical Engineering, or Physics with emphasis on Electronics/Microelectronic and IC Design. A post-graduate qualification would be advantageous; 3 years prior related experience or approximately 2 years of good performance as an entry level engineer in company Design Center; Skills in circuit design, use of company CAD tools; Good analytical and debugging skills; Extremely disciplined in conducting checks and audits; Understands follow well proven methodologies; Strong in first principles; Good communication skills; Ability to interact intelligently and politely with customers.



(三) ASIC设计工程师
职位描述:
Duties will include working within a Product Development Team to perform RTL design from PRD, verification, and synthesis. Candidate will be involved in upfront product planning activities including architectural tradeoffs, die size estimation, and technology assessment. As a member of a design team, candidate will be responsible for managing the design from concept to product launch.

职位要求:
Minimum of 7-10 years Digital IC Design experience in a product development environment
- Proven Digital IC Design skills
- Must be familiar with synthesis, verification, static timing analysis, simulation, audits, timing closure, customer interaction, CAD tools, and design support
- Must be willing to follow a structured design approach including design for reuse and provide thorough design documentation
- Strong written and verbal communication skills



(四) 模拟IC设计工程师
1、微电子、电子、通信等相关专业毕业;
2、硕士2年以上经验;
3、熟悉模拟IC设计;
4、良好的沟通能力和良好的学习能力。


(五) 版图设计工程师
1、微电子或相关专业本科以上学历或具有同等水平
2、三年以上工作经验
3、熟悉主要的EDA工具,了解CAD系统,熟悉UNIX系统等
4、具有一定的版图设计经验,熟练使用Virtuoso,Pdracula,Calibre,Herculs等图设计版和验证工具
5、可以独立地周全细致地完成简单模块的设计和验证工作并确保输出的准确性或完成较简项目的版图的tape-out工作
6、及时主动报告工作进度,并能够按时完成工作,同时基本保证输出的准确性
7、很好的英语阅读能力和写作能力可以正确理解英文技术资料,具有一定的英语会话能力
8、良好的沟通能力和合作精神
9、工作认真负责,有较强的上进心



另有20多家IC电子公司的100多岗位,包括IC设计、硬件、嵌入式驱动软件等,欢迎浏览本公司网站查看:http://www.kthr.com


欢迎留存简历,如合适我们会尽快联系你。

如有合适的同学、朋友,烦请推荐,不胜感谢!

人才服务原则:遵从人才意愿;对人才免费;为人才保密!


Best regards!


******
Dolphin   Shen
Key-Team Human Resources Consulting Co.,Ltd
Add: Room F2702, SECEC, No.86 CaoBao Road, Shanghai China
MP: 15902132894
Tel:  021-61023600-29
Fax: 021-61023600-19
MSN:dolphin_srf@hotmial.com
Email:dolphin-shen@kthr.com   
hr@kthr.com   http://www.kthr.com
KTHR----We focus on IC industry

欢迎人才打扰~!
发表于 2007-11-7 18:51:33 | 显示全部楼层
不错,,,,,,,,
发表于 2007-11-8 01:48:41 | 显示全部楼层
发表于 2007-11-8 10:24:06 | 显示全部楼层
发表于 2007-11-10 16:31:39 | 显示全部楼层
应届生要么?
如果是有流片经验的话.........
发表于 2007-11-14 13:03:03 | 显示全部楼层
不错,谢谢
发表于 2007-11-15 18:37:27 | 显示全部楼层
有IC设计和流片经验的 应届研究生要不?
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-16 17:37 , Processed in 0.026076 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表