在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1156|回复: 0

[招聘] 【AMD】FPGA System Design Eng

[复制链接]
发表于 2018-9-3 14:16:40 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
We're hiring!! If you have interest, pls. send your resume to cherry.zhang@amd.com

Work Location: Shanghai

PREFERRED EXPERIENCE:
•    BS-CS/BS-EE with at least 7 years' experience or MS with at least 5 years' experience in FPGA/RTL design
•    Knowledge of PLD/FPGA design flow using Verilog/VHDL and EDA tools such as Xilinx and Altera
•    Combined knowledge from board development (Digital or Analog) and ARM processor coding
•    Familiar with lab equipment, such as oscilloscope, logic analyzer, spectrum analyzer
•    Disciplined design approach, and ability to work smoothly with multi teams
•    Strong individual analysis, problem solving skills and teamwork attitude
KEY RESPONSIBILITY:
•    Build up the leading-edge debug infrastructure for AMD’s SOC systems.
•    Develop the ultra-accuracy SOC dynamic power analyzing on an FPGA system, with deep engagement with hardware team’s platform development. Using existing or new developed algorithms for the very dynamic power (micro-second) captaining, filtering and analyzing automatically.
•    Embedded ARM processor coding, together with the FPGA system and the entire systems (x86).
•    Support SW/FW/algorithm development and debugging on FPGA platform
•    Maintain FPGA platform, solve subsystem issues, and develop scrips or application for the work efficiency improvement.
•    Collaborate and interface with local and global management to make accountable deliverables on time
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-24 10:13 , Processed in 0.012469 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表