在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 920|回复: 1

[招聘] Synopsys(Wuhan)职位

[复制链接]
发表于 2018-8-24 15:30:20 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 lbc18 于 2018-8-31 10:02 编辑

Synopsys(武汉) 社招职位,详情请打开链接获取。
有意联系,可以内推。
email: 1243213520@qq.com

TabJob TitleKey wordsLink
武汉IP研发ASIC Digital  Design Engr,
ASIC  Design/Verification  for Embedded Vision/Convolution Neural Network  IP(RTL, UVM, SystemVerilog,  Computer Architecture)https://sjobs.brassring.com/TGnewUI/Search/Home/Home?partnerid=25235&siteid=5359#jobDetails=1373739_5359
武汉IP研发ASIC Digital  Design EngrIP/ASIC  digital  design/verification, RTL, UVM/VMMhttps://sjobs.brassring.com/TGnewUI/Search/Home/Home?partnerid=25235&siteid=5359#jobDetails=1381436_5359
武汉IP研发Supv , ASIC  Digital DesignIP/ASIC digital  design/verification\RTLLogical  designSTATMIPIhttps://sjobs.brassring.com/TGnewUI/Search/Home/Home?partnerid=25235&siteid=5359#jobDetails=1337328_5359
武汉IP研发ASIC Digital  Design EngrDigital design,  Serdes IP, Accept FY18 Fresh  Master pipelinehttps://sjobs.brassring.com/TGnewUI/Search/Home/Home?partnerid=25235&siteid=5359#jobDetails=1313431_5359
武汉IP研发ASIC/Layout  Design Engr,
IP/ASIC,  layout,  mixed-signalhttps://sjobs.brassring.com/TGnewUI/Search/Home/Home?partnerid=25235&siteid=5359#jobDetails=1389542_5359
武汉IP研发ASIC Digital  Design Engr,
IP/ASIC  digital  design/verification, Timing constraints and  floorplan-aware synthesis. DFT,  ATPG Validationhttps://sjobs.brassring.com/TGnewUI/Search/Home/Home?partnerid=25235&siteid=5359#jobDetails=1387295_5359
武汉IP研发ASIC  Digital  Design Engr, SrIP/ASIC  digital  design/verification, CPU, architecturehttps://sjobs.brassring.com/TGnewUI/Search/Home/Home?partnerid=25235&siteid=5359#jobDetails=1382895_5359
武汉IP研发ASIC Digital  Design EngrDigital design,  SRAM IP, embedded memory,  Accept FY18 Fresh Master pipelinehttps://sjobs.brassring.com/TGnewUI/Search/Home/Home?partnerid=25235&siteid=5359#jobDetails=1313085_5359
武汉IP研发ASIC Digital  Design Engr,IP/ASIC design  or  verification experience; SRAM IP, embedded memory; Memory IP;  Accept FY18  Fresh Master pipelinehttps://sjobs.brassring.com/TGnewUI/Search/Home/Home?partnerid=25235&siteid=5359#jobDetails=1313044_5359
武汉IP研发Mgr , ASIC  Digital DesignIP/ASIC digital  design/verification,  Team management, Timing constraints and  floorplan-aware synthesis. DFT, ATPG  Validationhttps://sjobs.brassring.com/TGnewUI/Search/Home/Home?partnerid=25235&siteid=5359#jobDetails=1332922_5359
武汉IP研发Analog Design  Engr,
IP/ASIC,  layout,  mixed-signal, top-simhttps://sjobs.brassring.com/TGnewUI/Search/Home/Home?partnerid=25235&siteid=5359#jobDetails=1389548_5359
武汉IP研发Analog Design  Engr, Sr
IP/ASIC,  A&MS,  mixed-signal, analoghttps://sjobs.brassring.com/TGnewUI/Search/Home/Home?partnerid=25235&siteid=5359#jobDetails=1389550_5359
武汉IP研发Quality  Engineer, Sr
Quality  Engineer, ISO  9001/Semiconductorhttps://sjobs.brassring.com/TGnewUI/Search/Home/Home?partnerid=25235&siteid=5359#jobDetails=1387008_5359
武汉安全软件技术顾问Applications  Engineer, SrJava/ web  application  security/ C#, .NEThttps://sjobs.brassring.com/TGnewUI/Search/Home/Home?partnerid=25235&siteid=5359#jobDetails=1335367_5359
发表于 2018-8-26 10:10:49 | 显示全部楼层
十分感謝囉~
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-19 23:35 , Processed in 0.015524 second(s), 11 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表