在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 30799|回复: 171

两本CMOS PLL经典

[复制链接]
发表于 2007-8-16 15:22:39 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
CMOS PLL Synthesizers - Analysis and Design

This book presents both fundamentals and the state of the art of PLL synthesizer design and analysis techniques. A complete overview of both system-level and circuit-level design and analysis are covered. A 16mW, 2.4GHz, sub-2V, Sigma Delta fractional-N synthesizer prototype is implemented in 0.35m m CMOS. It features a high-speed and robust phase-switching prescaler, and a low-complexity and area-efficient loop capacitance mulitplier, which tackle speed and integration bottlenecks of PLL synthesizer elegantly.
This book is conceived as a PLL synthesizer manual for both academia researchers and industry design engineers.

All-Digital Frequency Synthesizer in Deep-Submicron CMOS
A new and innovative paradigm for RF frequency synthesis and wireless transmitter design
Learn the techniques for designing and implementing an all-digital RF frequency synthesizer. In contrast to traditional RF techniques, this innovative book sets forth digitally intensive design techniques that lead the way to the development of low-cost, low-power, and highly integrated circuits for RF functions in deep submicron CMOS processes. Furthermore, the authors demonstrate how the architecture enables readers to integrate an RF front-end with the digital back-end onto a single silicon die using standard ASIC design flow. Taking a bottom-up approach that progressively builds skills and knowledge, the book begins with an introduction to basic concepts of frequency synthesis and then guides the reader through an all-digital RF frequency synthesizer design:
  • Chapter 2 presents a digitally controlled oscillator (DCO), which is the foundation of a novel architecture, and introduces a time-domain model used for analysis and VHDL simulation
  • Chapter 3 adds a hierarchical layer of arithmetic abstraction to the DCO that makes it easier to operate algorithmically
  • Chapter 4 builds a phase correction mechanism around the DCO such that the system's frequency drift or wander performance matches that of the stable external frequency reference
  • Chapter 5 presents an application of the all-digital RF synthesizer
  • Chapter 6 describes the behavioral modeling and simulation methodology used in design
The final chapter presents the implementation of a full transmitter and experimental results. The novel ideas presented here have been implemented and proven in two high-volume, commercial single-chip radios developed at Texas Instruments: Bluetooth and GSM. While the focus of the book is on RF frequency synthesizer design, the techniques can be applied to the design of other digitally assisted analog circuits as well. This book is a must-read for students and engineers who want to learn a new paradigm for RF frequency synthesis and wireless transmitter design using digitally intensive design techniques.
PLL1.jpg
PLL2.jpg

CMOS PLL.part1.rar

4.88 MB, 下载次数: 733 , 下载积分: 资产 -3 信元, 下载支出 3 信元

 楼主| 发表于 2007-8-16 15:26:12 | 显示全部楼层
PLL

CMOS PLL.part2.rar

4.88 MB, 下载次数: 738 , 下载积分: 资产 -3 信元, 下载支出 3 信元

 楼主| 发表于 2007-8-16 15:30:07 | 显示全部楼层
PLL

CMOS PLL.part3.rar

4.88 MB, 下载次数: 648 , 下载积分: 资产 -3 信元, 下载支出 3 信元

 楼主| 发表于 2007-8-16 15:33:50 | 显示全部楼层
PLL

CMOS PLL.part4.rar

3.7 MB, 下载次数: 570 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2007-8-16 16:04:19 | 显示全部楼层
xiexie
发表于 2007-8-16 16:05:23 | 显示全部楼层
thanks
发表于 2007-8-16 16:10:18 | 显示全部楼层
thanks again
发表于 2007-8-16 16:15:14 | 显示全部楼层
last thanks
发表于 2007-8-16 16:48:51 | 显示全部楼层
谢谢。。。。正在找
发表于 2007-8-16 22:21:45 | 显示全部楼层
大哥从哪里弄来的好东东啊
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-9-22 05:37 , Processed in 0.033185 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表