在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1348|回复: 0

[招聘] 南京美满电子Senior Physical Design Engineer岗位招聘

[复制链接]
发表于 2018-5-2 10:27:32 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

美满电子科技(南京)有限公司


Responsibility:

1. Implementing from Synthesis to GDSII that includessynthesis/Scan Insertion/P&R/ timing signoff/physical signoff and allvariety check for Higher QoR

2. Power fixing based on power analysis result

3. Develop methodologies to make daily work more efficient

4. Cooperate with designers on RTL issues which relative tobackend timing closure and congestion solve.

5. Debugging the flow to make it advance.


Job Requirements:

Education& Qualifications:

1. Candidate is preferred to be MSEE with minimum of 3 years, orBSEE with minimum of 5-year experience in digital ASIC/SOC Physical design


Experience:

1. Have DRC/LVS/ERC/Antenna debugging skills

2. Knows Cadence/Synopsys Implement flow such as DCT/ICC orGenus/Innovus flow.

3. Good programming skill.

3. Understanding the DFT concept w/ scan chain insertion.

4. Knows low power methodologies for BE implement.

5. Capable of writing Tcl or Perl.

6. Familiar with synthesis, static timing analysis,Understanding timing signoff w/ Primetime or Tempus.

7. Familiar with RTL Design in Verilog is a plus.

8. Self-motivated team worker, good verbal and written communicationskills in English.


工作地点:南京


有意向的请发简历到邮箱:254188191@qq.com


内推成功率更高

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-23 16:54 , Processed in 0.012544 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表