|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
我最近用Cadence Ultrasim 对一个规模较大的混合信号芯片顶层电路进行仿真,发现经常报有些节点 有negative capacitance ,有时候仿真就会fail掉,大家有碰到过这个现象吗?
log的一部分:
FullHierName: (RW_REG_210<5> @0),
DC Simulation TIME=2.41375346091763e-07
**** List of node(s)/element(s) with negative capacitance ****
FullHierName: (RW_REG_210<5> @0),
DC Simulation TIME=2.41620429902463e-07
**** List of node(s)/element(s) with negative capacitance ****
FullHierName: (RW_REG_210<5> @0),
DC Simulation TIME=2.41999880259336e-07
**** List of node(s)/element(s) with negative capacitance ****
FullHierName: (RW_REG_210<5> @0),
DC Simulation TIME=2.42452506921510e-07
**** List of node(s)/element(s) with negative capacitance ****
FullHierName: (RW_REG_210<5> @0),
DC Simulation TIME=2.42612009612588e-07
**** List of node(s)/element(s) with negative capacitance **** |
|