在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1794|回复: 1

[招聘] 【SYNOPSYS】武汉招数字验证工程师

[复制链接]
发表于 2017-8-4 10:36:19 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
这边是Synopsys HR, 我们在武汉的研发中心招聘验证工程师, 有意向的朋友,欢迎发送简历到
qyzhong@synopsys.com,另有各类模拟、数字设计职位以及部分软件职位,欢迎有意向的朋友发送简历
收到简历后,我们会尽快与你联系,谢谢!



Job Title:  数字IP前端验证工程师
Location:  Wuhan

The candidate will be part of the Solutions Group at our new Design Center at Wuhan, China. This is a Technical Individual Contributor role and offers challenges to work in a multi-site environment on technically challenging IP Cores in the Verification domain. The position offers learning and growth opportunities in Synopsys’ new Design Center at Wuhan.

Job Responsibilities
-Be an individual contributor in the Verification Tasks – coding of TE, debug, verification coverage improvement, etc.
-May need to understand Standard Specifications/ the functional specifications/ feature enhancements for the product and create micro-architecture and detailed design documents for some of the components of small complexity modules in the Test Environment for the DesignWare family of synthesizable cores in protocol areas such some interface IP.
-Creates deliverables which do not require close review or supervision by a Senior Technical Lead.
-May learn to do technical review of TE Code of small complexity.
-The candidate should be able to analyze the coverage metrics and improve them with definition of additional test cases in CRV environment, at least for small/ medium complexity features of the protocol/ product specs.
-The candidate will work in a project and team oriented environment with teams spread across multiple sites, worldwide.

Must have relevant experience in the following areas:
-Verification of IP Cores or SoC Designs for Set Top Boxes, Mobile handsets, Smart Devices, etc.
-Knowledge of one or more of interface IP protocols is pluse.
-Hands on experience with creating detailed design of certain simple components of Test Environment from Functional Specifications/ Test Environment Specifications. The TE must have used methodologies such as UVM/ VMM.
-Hands on experience with System Verilog/ VERA coding and Simulation tools; Knowledge of C++/ OOPs Concepts
-Experience with Perforce or similar revision control environment
-Knowledge of Perl/Shell scripts.
 楼主| 发表于 2017-9-4 11:07:36 | 显示全部楼层
update
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-22 12:41 , Processed in 0.015721 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表