在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜帖子
查看: 1275|回复: 0

[招聘] 【AMD招聘】Sr. IP Verification Engineer

[复制链接]
发表于 2017-4-18 10:19:20 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×
AMD NBIO (North Bridge IO) team delivers industry leading high performance interconnects IP for all AMD products including dGPU, APU, Server and Game consoles. You'll be working with the global team on NBIO subsystem level verification,   and provide deployment support to various global SOC teams.


Responsibility:

* Work with architecture/IP designers to get a full deep insight on the design under test

* Subsystem level test plan development and SOC test plan consultant

* Subsystem level test bench setup/maintain,  methodology deployment,  verification component create/maintain

* Test case create/triage to ensure complete coverage

* Deploy NBIO or provide technical consult support to SOC teams




Experience:

1.Complex IP/ASIC/SOC Design Verification, direct experience in IP/SOC or Processor (CPU or GPU) or Industry bus standard (PCI-e, HT, USB, DDR, DisplayPort) or multimedia/video is preferred.
2.Good knowledge of SystemVerilog and OVM is a plus.
3.Good knowledge of Verilog/C/C++/System C/SystemVerilog.
4.Verification insights into random techniques.
5.Verification of large scale ASICs.
6.Experience in power verification is an asset.
7.Verification of Virtualization Components is an asset.
8.Strong C and C++ software development and scripting languages (Perl, C Shell, Makefile, …) experience.
9.Solid background with hardware verification methodologies such as coverage-based verification methodology with the use of hardware assertions (PSL or SVA).

有兴趣的请将简历发送至tobias.gu@amd.com,谢谢。
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

手机版| 小黑屋| 关于我们| 联系我们| 用户协议&隐私声明| 版权投诉通道| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 ) |网站地图

GMT+8, 2025-12-31 07:33 , Processed in 0.014277 second(s), 4 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表