在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1038|回复: 0

[招聘] 华芯通 sr/staff ASIC verification engineer 招聘

[复制链接]
发表于 2017-2-7 12:40:07 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Job Title: Staff IP Design Verification Engineer
Location: Beijing/Shanghai
Position Description
Lead or co-lead the IP verification team to finish one IP or subsystem verification, take charge of the verification quality and the schedule
Responsibilities
Lead the IP verification, and decompose the tasks into each team member
Create the testplan and review with team members and designers; make sure the testplan is completed, detailed, and measureable.
Create the random constraint testbench per requirements; make sure team members could implement correctly.
Create the random/direct testcases to cover IP design features, and make sure all required featured was covered.
Debug the testbench and RTL, and report the bug to designer; follow up the whole IP verification status
Finish the verification tasks in time

Qualifications
Education and Experience
Bachelor or above with 3~9 years of work experience

Skills and Knowledge
Verilog/System Verilog
UVM
Perl/Python
DDR controller and DDR PHY related work is a big plus.
C++ is an additional plus
Formal verification experience is an additional plus
PCIE/SATA/USB/Ethernet/SPI/I2C/etc. experience is an additional plus
ARM related experience is an additional plus

please send resume to zheng.shang@hxt-semitech.com if you are interested.
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-23 23:23 , Processed in 0.014248 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表