在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2298|回复: 4

[招聘] 【Mentor Graphics】招聘Corporate Application Engineer-FV

[复制链接]
发表于 2016-5-11 15:47:24 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

JD如下,mentor内推,待遇优厚,欢迎咨询,有兴趣的同学可以发到我的邮箱:317768731@qq.com


Job Category: CustomerSupport: China



Job Duties
• Contribute to the success of Mentor Graphicsby increasing customer satisfaction and productivity with Mentor Graphics'Scalable Verification products.

• Support and resolve all functional verification software issues of ourcustomers.

• Developing and delivering technical training on new features and productupdates

• Tracking and updating customer issues using defined Mentor Graphics processesand tracking tools.

• Developing Technical content for Mentor's knowledgebase.

• Communicating customers’ technical requirements as well as customer issues tothe Product Team. This will include an understanding and communication of theurgency and impact of these issues to the product and sales teams.

• Developing a network of technical relationships at a peer-to-peer level withMentor worldwide technical teams, our customers and the Product engineeringteams.

• Understanding customer needs on FV, involve and work with their projects forusing right methodologies and Mentor Graphics tools for successful projectcompletion

• Involve and drive the Tool evaluation/benchmark; Technical productpresentations; Methodology review; Tool deployment and adoption; drivecompetitive replacements, Provide support to customers during critical Projectimplementation phases.

• Work with Technical Account manager and World Wide account teams for formingstrategies and successfully driving Mentor Graphics tools inside customerprojects to enable business success for Mentor Graphics

Required• 5-10 Years of Experience with HDL-based, register-transfer-level(RTL), digital logic design, verification languages, and functionalverification methodology, for ASICs and/or FPGAs.

• This experience should include some or all of the following: VHDL and/orVerilog HDL simulation, testbench architecture and design, SystemVerilog,Specman/e, Vera and/or PSL and Assertion-Based Verification techniques as wellas Object Oriented Languages.

• Track record of exceptional customerrelationships

• Work experience using Mentor’s FV Suite,i.e., ModelSim & Questa or similar

• Good experience/knowledge in methodologies such as AVM and UVM

• Requires good verbal and written communication skills to represent MentorGraphics at our customer's location in both in Mandarin and in English

• A Bachelors degree in Engineering in a related field



Preferred• Experience on the Assertion-Based Verification languages and productslike 0-IN is an added advantage.

• Experience in constrained, random directed testing, formal verification andsimulation acceleration/emulation is also desirable.

• A Masters/Advanced degree in VLSI technology.

 楼主| 发表于 2016-5-11 16:03:11 | 显示全部楼层
up一下
 楼主| 发表于 2016-5-12 10:34:39 | 显示全部楼层
up一下
 楼主| 发表于 2016-5-13 09:48:14 | 显示全部楼层
up一下
 楼主| 发表于 2016-5-17 19:41:34 | 显示全部楼层
顶一下
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-22 09:41 , Processed in 0.052188 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表