在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 1846|回复: 2

[招聘] 浦东/浦西某大型美资公司+Digital design engineer(senior-staff)

[复制链接]
发表于 2016-4-1 10:49:30 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 chloe-zhang 于 2016-4-1 11:37 编辑

1.产品:ddr

地点:漕河泾开发区

Digital Design Engineer


Job Description

-Work with Analog/digital asic design team for new product development;

-Design, implementation, and verification of digital in mixed-signal ICs;

-Perform backend digital design (logic synthesis, formal check, define design constraints for place & route, perform timing closure, DFT);

-Support system, test & product team with chip debugging, failure analysis, characterizations and product release efforts.

Qualification Requirements

-Master degree or above in EE or related field;

-At least 5 years experience in digital design;

-Have rich experience at high speed digital design;

- Projects tape out experience with 65nm process, 40nm or 28nm preferred;

-Experience as project leader is a plus;

-Good knowledge in semi-conductor and transistor level;

-Good language and communication skills in English for both spoken and written;

-Highly organized and self motivated;

-Ability to work well with teammates (locally or remotely) in a fast-paced professional environment.


2.产品:IP

地点:浦东

Senior Digital design engineer

Position Description:

Deliver/implement DDR/HBM IP. The engineer should be able to act as a strong team member and contributor. Exercise judgment within generally defined practices and policies.

   

Specific duties include:

1.Proficiency in logic design, simulation, synthesis, STA and testing

2.Proficiency in verilog and its simulation environment

3.Good knowledge of IC design

4.At least two years’ experience driving complex IC development projects, excellent communication skills and the uncanny ability to both lead and contribute in a cooperative team environment.

  

Position Requirements:

1. Essential Qualifications: Must have BS degree with 4+ years of applicable experience, MS degree with 2+ years of applicable experience in electrical engineering, microelectronics, comparable engineering science or solid state physics.

2. Essential that the individual demonstrates strong communication, verbal and written.

Requires good communication skills in English.

Desirable Qualifications:

1.Will have demonstrated successful completion of 5+ design projects as an individual contributor

2.Familiar with JEDEC-DDR/HBM, DFI and AMBA protocols and have DDR project design experience


联系方式:chloe-zhang@kthr.com;微信号:13916933764

发表于 2016-4-1 14:48:13 | 显示全部楼层
micron
发表于 2016-4-2 19:27:59 | 显示全部楼层
漕河泾还能有谁
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-18 20:57 , Processed in 0.022588 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表