在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1755|回复: 0

[招聘] [2016毕业生] AMD超威半导体上海研发中心ASIC Design Engineer - Display 招聘

[复制链接]
发表于 2016-3-21 16:35:32 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

AMD超威半导体上海研发中心ASIC DesignEngineer - Display
招聘2016届应届毕业生,请相关专业有兴趣的同学将个人简历以附件的形式发送至邮箱:Nina.Zhang@amd.com
[url=mailto:以及Jina.Wang3@amd.com]以及Jina.Wang3@amd.com[/url]
来信请注明:姓名-专业-学校-毕业时间-申请职位。


Responsibilities:
- Responsible for display IP development and maintenance
- Responsible for IP level synthesis/formal check
- Work with verification engineer on IP level validation
- Work with front-end integration team and physical design team on timingclosure
- Communication with driver team to build driver
Requirements:


- Bachelor with 5+ yeas and Master with 3+ in Electrical orComputer Engineering.
- Strong RTL coding and familiar with front-end design flow

- Experience on synthesis, timing analysis and formal verification.

- Experience of display specific-interconnection protocols (DisplayPort, LVDS,VGA,HDCP, DVI, HDMI etc) is a plus.

- Design for verification (assertion based design strategies, code coverage,functional
coverage, test plan etc.)
- Good communication skills and fluent English.
- Strong responsibilities and team spirit.

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-26 01:20 , Processed in 0.017325 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表